spl.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /* Copyright 2013 Freescale Semiconductor, Inc.
  3. */
  4. #include <common.h>
  5. #include <clock_legacy.h>
  6. #include <console.h>
  7. #include <env_internal.h>
  8. #include <init.h>
  9. #include <malloc.h>
  10. #include <ns16550.h>
  11. #include <nand.h>
  12. #include <i2c.h>
  13. #include <mmc.h>
  14. #include <fsl_esdhc.h>
  15. #include <spi_flash.h>
  16. #include "../common/qixis.h"
  17. #include "t208xqds_qixis.h"
  18. #include "../common/spl.h"
  19. DECLARE_GLOBAL_DATA_PTR;
  20. phys_size_t get_effective_memsize(void)
  21. {
  22. return CONFIG_SYS_L3_SIZE;
  23. }
  24. unsigned long get_board_sys_clk(void)
  25. {
  26. u8 sysclk_conf = QIXIS_READ(brdcfg[1]);
  27. switch (sysclk_conf & 0x0F) {
  28. case QIXIS_SYSCLK_83:
  29. return 83333333;
  30. case QIXIS_SYSCLK_100:
  31. return 100000000;
  32. case QIXIS_SYSCLK_125:
  33. return 125000000;
  34. case QIXIS_SYSCLK_133:
  35. return 133333333;
  36. case QIXIS_SYSCLK_150:
  37. return 150000000;
  38. case QIXIS_SYSCLK_160:
  39. return 160000000;
  40. case QIXIS_SYSCLK_166:
  41. return 166666666;
  42. }
  43. return 66666666;
  44. }
  45. unsigned long get_board_ddr_clk(void)
  46. {
  47. u8 ddrclk_conf = QIXIS_READ(brdcfg[1]);
  48. switch ((ddrclk_conf & 0x30) >> 4) {
  49. case QIXIS_DDRCLK_100:
  50. return 100000000;
  51. case QIXIS_DDRCLK_125:
  52. return 125000000;
  53. case QIXIS_DDRCLK_133:
  54. return 133333333;
  55. }
  56. return 66666666;
  57. }
  58. void board_init_f(ulong bootflag)
  59. {
  60. u32 plat_ratio, sys_clk, ccb_clk;
  61. ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
  62. /* Memcpy existing GD at CONFIG_SPL_GD_ADDR */
  63. memcpy((void *)CONFIG_SPL_GD_ADDR, (void *)gd, sizeof(gd_t));
  64. /* Update GD pointer */
  65. gd = (gd_t *)(CONFIG_SPL_GD_ADDR);
  66. console_init_f();
  67. /* initialize selected port with appropriate baud rate */
  68. sys_clk = get_board_sys_clk();
  69. plat_ratio = (in_be32(&gur->rcwsr[0]) >> 25) & 0x1f;
  70. ccb_clk = sys_clk * plat_ratio / 2;
  71. NS16550_init((NS16550_t)CONFIG_SYS_NS16550_COM1,
  72. ccb_clk / 16 / CONFIG_BAUDRATE);
  73. #if defined(CONFIG_SPL_MMC_BOOT)
  74. puts("\nSD boot...\n");
  75. #elif defined(CONFIG_SPL_SPI_BOOT)
  76. puts("\nSPI boot...\n");
  77. #elif defined(CONFIG_SPL_NAND_BOOT)
  78. puts("\nNAND boot...\n");
  79. #endif
  80. relocate_code(CONFIG_SPL_RELOC_STACK, (gd_t *)CONFIG_SPL_GD_ADDR, 0x0);
  81. }
  82. void board_init_r(gd_t *gd, ulong dest_addr)
  83. {
  84. bd_t *bd;
  85. bd = (bd_t *)(gd + sizeof(gd_t));
  86. memset(bd, 0, sizeof(bd_t));
  87. gd->bd = bd;
  88. bd->bi_memstart = CONFIG_SYS_INIT_L3_ADDR;
  89. bd->bi_memsize = CONFIG_SYS_L3_SIZE;
  90. arch_cpu_init();
  91. get_clocks();
  92. mem_malloc_init(CONFIG_SPL_RELOC_MALLOC_ADDR,
  93. CONFIG_SPL_RELOC_MALLOC_SIZE);
  94. gd->flags |= GD_FLG_FULL_MALLOC_INIT;
  95. #ifdef CONFIG_SPL_NAND_BOOT
  96. nand_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
  97. (uchar *)SPL_ENV_ADDR);
  98. #endif
  99. #ifdef CONFIG_SPL_MMC_BOOT
  100. mmc_initialize(bd);
  101. mmc_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
  102. (uchar *)SPL_ENV_ADDR);
  103. #endif
  104. #ifdef CONFIG_SPL_SPI_BOOT
  105. fsl_spi_spl_load_image(CONFIG_ENV_OFFSET, CONFIG_ENV_SIZE,
  106. (uchar *)SPL_ENV_ADDR);
  107. #endif
  108. gd->env_addr = (ulong)(SPL_ENV_ADDR);
  109. gd->env_valid = ENV_VALID;
  110. i2c_init_all();
  111. dram_init();
  112. #ifdef CONFIG_SPL_MMC_BOOT
  113. mmc_boot();
  114. #elif defined(CONFIG_SPL_SPI_BOOT)
  115. fsl_spi_boot();
  116. #elif defined(CONFIG_SPL_NAND_BOOT)
  117. nand_boot();
  118. #endif
  119. }