Kconfig 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171
  1. if ARM64
  2. config ARMV8_SPL_EXCEPTION_VECTORS
  3. bool "Install crash dump exception vectors"
  4. depends on SPL
  5. default n
  6. help
  7. The default exception vector table is only used for the crash
  8. dump, but still takes quite a lot of space in the image size.
  9. Say N here if you are running out of code space in the image
  10. and want to save some space at the cost of less debugging info.
  11. config ARMV8_MULTIENTRY
  12. bool "Enable multiple CPUs to enter into U-Boot"
  13. config ARMV8_SET_SMPEN
  14. bool "Enable data coherency with other cores in cluster"
  15. help
  16. Say Y here if there is not any trust firmware to set
  17. CPUECTLR_EL1.SMPEN bit before U-Boot.
  18. For A53, it enables data coherency with other cores in the
  19. cluster, and for A57/A72, it enables receiving of instruction
  20. cache and TLB maintenance operations.
  21. Cortex A53/57/72 cores require CPUECTLR_EL1.SMPEN set even
  22. for single core systems. Unfortunately write access to this
  23. register may be controlled by EL3/EL2 firmware. To be more
  24. precise, by default (if there is EL2/EL3 firmware running)
  25. this register is RO for NS EL1.
  26. This switch can be used to avoid writing to CPUECTLR_EL1,
  27. it can be safely enabled when EL2/EL3 initialized SMPEN bit
  28. or when CPU implementation doesn't include that register.
  29. config ARMV8_SPIN_TABLE
  30. bool "Support spin-table enable method"
  31. depends on ARMV8_MULTIENTRY && OF_LIBFDT
  32. help
  33. Say Y here to support "spin-table" enable method for booting Linux.
  34. To use this feature, you must do:
  35. - Specify enable-method = "spin-table" in each CPU node in the
  36. Device Tree you are using to boot the kernel
  37. - Bring secondary CPUs into U-Boot proper in a board specific
  38. manner. This must be done *after* relocation. Otherwise, the
  39. secondary CPUs will spin in unprotected memory area because the
  40. master CPU protects the relocated spin code.
  41. U-Boot automatically does:
  42. - Set "cpu-release-addr" property of each CPU node
  43. (overwrites it if already exists).
  44. - Reserve the code for the spin-table and the release address
  45. via a /memreserve/ region in the Device Tree.
  46. menu "ARMv8 secure monitor firmware"
  47. config ARMV8_SEC_FIRMWARE_SUPPORT
  48. bool "Enable ARMv8 secure monitor firmware framework support"
  49. select FIT
  50. select OF_LIBFDT
  51. help
  52. This framework is aimed at making secure monitor firmware load
  53. process brief.
  54. Note: Only FIT format image is supported.
  55. You should prepare and provide the below information:
  56. - Address of secure firmware.
  57. - Address to hold the return address from secure firmware.
  58. - Secure firmware FIT image related information.
  59. Such as: SEC_FIRMWARE_FIT_IMAGE and SEC_FIRMEWARE_FIT_CNF_NAME
  60. - The target exception level that secure monitor firmware will
  61. return to.
  62. config SPL_ARMV8_SEC_FIRMWARE_SUPPORT
  63. bool "Enable ARMv8 secure monitor firmware framework support for SPL"
  64. select SPL_FIT
  65. select SPL_OF_LIBFDT
  66. help
  67. Say Y here to support this framework in SPL phase.
  68. config SEC_FIRMWARE_ARMV8_PSCI
  69. bool "PSCI implementation in secure monitor firmware"
  70. depends on ARMV8_SEC_FIRMWARE_SUPPORT || SPL_ARMV8_SEC_FIRMWARE_SUPPORT
  71. help
  72. This config enables the ARMv8 PSCI implementation in secure monitor
  73. firmware. This is a private PSCI implementation and different from
  74. those implemented under the common ARMv8 PSCI framework.
  75. config ARMV8_SEC_FIRMWARE_ERET_ADDR_REVERT
  76. bool "ARMv8 secure monitor firmware ERET address byteorder swap"
  77. depends on ARMV8_SEC_FIRMWARE_SUPPORT || SPL_ARMV8_SEC_FIRMWARE_SUPPORT
  78. help
  79. Say Y here when the endianness of the register or memory holding the
  80. Secure firmware exception return address is different with core's.
  81. endmenu
  82. config PSCI_RESET
  83. bool "Use PSCI for reset and shutdown"
  84. default y
  85. select ARM_SMCCC if OF_CONTROL
  86. depends on !ARCH_EXYNOS7 && !ARCH_BCM283X && \
  87. !TARGET_LS2080A_SIMU && !TARGET_LS2080AQDS && \
  88. !TARGET_LS2080ARDB && !TARGET_LS2080A_EMU && \
  89. !TARGET_LS1088ARDB && !TARGET_LS1088AQDS && \
  90. !TARGET_LS1012ARDB && !TARGET_LS1012AFRDM && \
  91. !TARGET_LS1012A2G5RDB && !TARGET_LS1012AQDS && \
  92. !TARGET_LS1012AFRWY && \
  93. !TARGET_LS1028ARDB && !TARGET_LS1028AQDS && \
  94. !TARGET_LS1043ARDB && !TARGET_LS1043AQDS && \
  95. !TARGET_LS1046ARDB && !TARGET_LS1046AQDS && \
  96. !TARGET_LS1046AFRWY && \
  97. !TARGET_LS2081ARDB && !TARGET_LX2160ARDB && \
  98. !TARGET_LX2160AQDS && \
  99. !ARCH_UNIPHIER && !TARGET_S32V234EVB
  100. help
  101. Most armv8 systems have PSCI support enabled in EL3, either through
  102. ARM Trusted Firmware or other firmware.
  103. On these systems, we do not need to implement system reset manually,
  104. but can instead rely on higher level firmware to deal with it.
  105. Select Y here to make use of PSCI calls for system reset
  106. config ARMV8_PSCI
  107. bool "Enable PSCI support" if EXPERT
  108. default n
  109. help
  110. PSCI is Power State Coordination Interface defined by ARM.
  111. The PSCI in U-boot provides a general framework and each platform
  112. can implement their own specific PSCI functions.
  113. Say Y here to enable PSCI support on ARMv8 platform.
  114. config ARMV8_PSCI_NR_CPUS
  115. int "Maximum supported CPUs for PSCI"
  116. depends on ARMV8_PSCI
  117. default 4
  118. help
  119. The maximum number of CPUs supported in the PSCI firmware.
  120. It is no problem to set a larger value than the number of CPUs in
  121. the actual hardware implementation.
  122. config ARMV8_PSCI_CPUS_PER_CLUSTER
  123. int "Number of CPUs per cluster"
  124. depends on ARMV8_PSCI
  125. default 0
  126. help
  127. The number of CPUs per cluster, suppose each cluster has same number
  128. of CPU cores, platforms with asymmetric clusters don't apply here.
  129. A value 0 or no definition of it works for single cluster system.
  130. System with multi-cluster should difine their own exact value.
  131. config ARMV8_EA_EL3_FIRST
  132. bool "External aborts and SError interrupt exception are taken in EL3"
  133. default n
  134. help
  135. Exception handling at all exception levels for External Abort and
  136. SError interrupt exception are taken in EL3.
  137. if SYS_HAS_ARMV8_SECURE_BASE
  138. config ARMV8_SECURE_BASE
  139. hex "Secure address for PSCI image"
  140. depends on ARMV8_PSCI
  141. help
  142. Address for placing the PSCI text, data and stack sections.
  143. If not defined, the PSCI sections are placed together with the u-boot
  144. but platform can choose to place PSCI code image separately in other
  145. places such as some secure RAM built-in SOC etc.
  146. endif
  147. endif