123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * SAMA7G5 PMC clock support.
- *
- * Copyright (C) 2020 Microchip Technology Inc. and its subsidiaries
- *
- * Author: Claudiu Beznea <claudiu.beznea@microchip.com>
- *
- * Based on drivers/clk/at91/sama7g5.c from Linux.
- */
- #include <common.h>
- #include <clk-uclass.h>
- #include <dm.h>
- #include <dt-bindings/clk/at91.h>
- #include <linux/clk-provider.h>
- #include "pmc.h"
- /**
- * Clock identifiers to be used in conjunction with macros like
- * AT91_TO_CLK_ID()
- *
- * @ID_MD_SLCK: TD slow clock identifier
- * @ID_TD_SLCK: MD slow clock identifier
- * @ID_MAIN_XTAL: Main Xtal clock identifier
- * @ID_MAIN_RC: Main RC clock identifier
- * @ID_MAIN_RC_OSC: Main RC Oscillator clock identifier
- * @ID_MAIN_OSC: Main Oscillator clock identifier
- * @ID_MAINCK: MAINCK clock identifier
- * @ID_PLL_CPU_FRAC: CPU PLL fractional clock identifier
- * @ID_PLL_CPU_DIV: CPU PLL divider clock identifier
- * @ID_PLL_SYS_FRAC: SYS PLL fractional clock identifier
- * @ID_PLL_SYS_DIV: SYS PLL divider clock identifier
- * @ID_PLL_DDR_FRAC: DDR PLL fractional clock identifier
- * @ID_PLL_DDR_DIV: DDR PLL divider clock identifier
- * @ID_PLL_IMG_FRAC: IMC PLL fractional clock identifier
- * @ID_PLL_IMG_DIV: IMG PLL divider clock identifier
- * @ID_PLL_BAUD_FRAC: Baud PLL fractional clock identifier
- * @ID_PLL_BAUD_DIV: Baud PLL divider clock identifier
- * @ID_PLL_AUDIO_FRAC: Audio PLL fractional clock identifier
- * @ID_PLL_AUDIO_DIVPMC: Audio PLL PMC divider clock identifier
- * @ID_PLL_AUDIO_DIVIO: Audio PLL IO divider clock identifier
- * @ID_PLL_ETH_FRAC: Ethernet PLL fractional clock identifier
- * @ID_PLL_ETH_DIV: Ethernet PLL divider clock identifier
- * @ID_MCK0: MCK0 clock identifier
- * @ID_MCK1: MCK1 clock identifier
- * @ID_MCK2: MCK2 clock identifier
- * @ID_MCK3: MCK3 clock identifier
- * @ID_MCK4: MCK4 clock identifier
- * @ID_UTMI: UTMI clock identifier
- * @ID_PROG0: Programmable 0 clock identifier
- * @ID_PROG1: Programmable 1 clock identifier
- * @ID_PROG2: Programmable 2 clock identifier
- * @ID_PROG3: Programmable 3 clock identifier
- * @ID_PROG4: Programmable 4 clock identifier
- * @ID_PROG5: Programmable 5 clock identifier
- * @ID_PROG6: Programmable 6 clock identifier
- * @ID_PROG7: Programmable 7 clock identifier
- * @ID_PCK0: System clock 0 clock identifier
- * @ID_PCK1: System clock 1 clock identifier
- * @ID_PCK2: System clock 2 clock identifier
- * @ID_PCK3: System clock 3 clock identifier
- * @ID_PCK4: System clock 4 clock identifier
- * @ID_PCK5: System clock 5 clock identifier
- * @ID_PCK6: System clock 6 clock identifier
- * @ID_PCK7: System clock 7 clock identifier
- */
- enum pmc_clk_ids {
- ID_MD_SLCK = 0,
- ID_TD_SLCK = 1,
- ID_MAIN_XTAL = 2,
- ID_MAIN_RC = 3,
- ID_MAIN_RC_OSC = 4,
- ID_MAIN_OSC = 5,
- ID_MAINCK = 6,
- ID_PLL_CPU_FRAC = 7,
- ID_PLL_CPU_DIV = 8,
- ID_PLL_SYS_FRAC = 9,
- ID_PLL_SYS_DIV = 10,
- ID_PLL_DDR_FRAC = 11,
- ID_PLL_DDR_DIV = 12,
- ID_PLL_IMG_FRAC = 13,
- ID_PLL_IMG_DIV = 14,
- ID_PLL_BAUD_FRAC = 15,
- ID_PLL_BAUD_DIV = 16,
- ID_PLL_AUDIO_FRAC = 17,
- ID_PLL_AUDIO_DIVPMC = 18,
- ID_PLL_AUDIO_DIVIO = 19,
- ID_PLL_ETH_FRAC = 20,
- ID_PLL_ETH_DIV = 21,
- ID_MCK0 = 22,
- ID_MCK1 = 23,
- ID_MCK2 = 24,
- ID_MCK3 = 25,
- ID_MCK4 = 26,
- ID_UTMI = 27,
- ID_PROG0 = 28,
- ID_PROG1 = 29,
- ID_PROG2 = 30,
- ID_PROG3 = 31,
- ID_PROG4 = 32,
- ID_PROG5 = 33,
- ID_PROG6 = 34,
- ID_PROG7 = 35,
- ID_PCK0 = 36,
- ID_PCK1 = 37,
- ID_PCK2 = 38,
- ID_PCK3 = 39,
- ID_PCK4 = 40,
- ID_PCK5 = 41,
- ID_PCK6 = 42,
- ID_PCK7 = 43,
- ID_MAX,
- };
- /**
- * PLL type identifiers
- * @PLL_TYPE_FRAC: fractional PLL identifier
- * @PLL_TYPE_DIV: divider PLL identifier
- */
- enum pll_type {
- PLL_TYPE_FRAC,
- PLL_TYPE_DIV,
- };
- /* Clock names used as parents for multiple clocks. */
- static const char *clk_names[] = {
- [ID_MAIN_RC_OSC] = "main_rc_osc",
- [ID_MAIN_OSC] = "main_osc",
- [ID_MAINCK] = "mainck",
- [ID_PLL_CPU_DIV] = "cpupll_divpmcck",
- [ID_PLL_SYS_DIV] = "syspll_divpmcck",
- [ID_PLL_DDR_DIV] = "ddrpll_divpmcck",
- [ID_PLL_IMG_DIV] = "imgpll_divpmcck",
- [ID_PLL_BAUD_DIV] = "baudpll_divpmcck",
- [ID_PLL_AUDIO_DIVPMC] = "audiopll_divpmcck",
- [ID_PLL_AUDIO_DIVIO] = "audiopll_diviock",
- [ID_PLL_ETH_DIV] = "ethpll_divpmcck",
- [ID_MCK0] = "mck0",
- };
- /* Fractional PLL output range. */
- static const struct clk_range pll_outputs[] = {
- { .min = 2343750, .max = 1200000000 },
- };
- /* PLL characteristics. */
- static const struct clk_pll_characteristics pll_characteristics = {
- .input = { .min = 12000000, .max = 50000000 },
- .num_output = ARRAY_SIZE(pll_outputs),
- .output = pll_outputs,
- };
- /* Layout for fractional PLLs. */
- static const struct clk_pll_layout pll_layout_frac = {
- .mul_mask = GENMASK(31, 24),
- .frac_mask = GENMASK(21, 0),
- .mul_shift = 24,
- .frac_shift = 0,
- };
- /* Layout for DIVPMC dividers. */
- static const struct clk_pll_layout pll_layout_divpmc = {
- .div_mask = GENMASK(7, 0),
- .endiv_mask = BIT(29),
- .div_shift = 0,
- .endiv_shift = 29,
- };
- /* Layout for DIVIO dividers. */
- static const struct clk_pll_layout pll_layout_divio = {
- .div_mask = GENMASK(19, 12),
- .endiv_mask = BIT(30),
- .div_shift = 12,
- .endiv_shift = 30,
- };
- /* MCK0 characteristics. */
- static const struct clk_master_characteristics mck0_characteristics = {
- .output = { .min = 140000000, .max = 200000000 },
- .divisors = { 1, 2, 4, 3 },
- .have_div3_pres = 1,
- };
- /* MCK0 layout. */
- static const struct clk_master_layout mck0_layout = {
- .mask = 0x373,
- .pres_shift = 4,
- .offset = 0x28,
- };
- /* Programmable clock layout. */
- static const struct clk_programmable_layout programmable_layout = {
- .pres_mask = 0xff,
- .pres_shift = 8,
- .css_mask = 0x1f,
- .have_slck_mck = 0,
- .is_pres_direct = 1,
- };
- /* Peripheral clock layout. */
- static const struct clk_pcr_layout sama7g5_pcr_layout = {
- .offset = 0x88,
- .cmd = BIT(31),
- .gckcss_mask = GENMASK(12, 8),
- .pid_mask = GENMASK(6, 0),
- .div_mask = GENMASK(15, 14),
- };
- /**
- * PLL clocks description
- * @n: clock name
- * @p: clock parent
- * @l: clock layout
- * @t: clock type
- * @c: true if clock is critical and cannot be disabled
- * @id: clock id corresponding to PLL driver
- * @cid: clock id corresponding to clock subsystem
- */
- static const struct {
- const char *n;
- const char *p;
- const struct clk_pll_layout *l;
- u8 t;
- u8 c;
- u8 id;
- u8 cid;
- } sama7g5_plls[] = {
- {
- .n = "cpupll_fracck",
- .p = "mainck",
- .l = &pll_layout_frac,
- .t = PLL_TYPE_FRAC,
- .c = 1,
- .id = 0,
- .cid = ID_PLL_CPU_FRAC,
- },
- {
- .n = "cpupll_divpmcck",
- .p = "cpupll_fracck",
- .l = &pll_layout_divpmc,
- .t = PLL_TYPE_DIV,
- .c = 1,
- .id = 0,
- .cid = ID_PLL_CPU_DIV,
- },
- {
- .n = "syspll_fracck",
- .p = "mainck",
- .l = &pll_layout_frac,
- .t = PLL_TYPE_FRAC,
- .c = 1,
- .id = 1,
- .cid = ID_PLL_SYS_FRAC,
- },
- {
- .n = "syspll_divpmcck",
- .p = "syspll_fracck",
- .l = &pll_layout_divpmc,
- .t = PLL_TYPE_DIV,
- .c = 1,
- .id = 1,
- .cid = ID_PLL_SYS_DIV,
- },
- {
- .n = "ddrpll_fracck",
- .p = "mainck",
- .l = &pll_layout_frac,
- .t = PLL_TYPE_FRAC,
- .c = 1,
- .id = 2,
- .cid = ID_PLL_DDR_FRAC,
- },
- {
- .n = "ddrpll_divpmcck",
- .p = "ddrpll_fracck",
- .l = &pll_layout_divpmc,
- .t = PLL_TYPE_DIV,
- .c = 1,
- .id = 2,
- .cid = ID_PLL_DDR_DIV,
- },
- {
- .n = "imgpll_fracck",
- .p = "mainck",
- .l = &pll_layout_frac,
- .t = PLL_TYPE_FRAC,
- .id = 3,
- .cid = ID_PLL_IMG_FRAC,
- },
- {
- .n = "imgpll_divpmcck",
- .p = "imgpll_fracck",
- .l = &pll_layout_divpmc,
- .t = PLL_TYPE_DIV,
- .id = 3,
- .cid = ID_PLL_IMG_DIV
- },
- {
- .n = "baudpll_fracck",
- .p = "mainck",
- .l = &pll_layout_frac,
- .t = PLL_TYPE_FRAC,
- .id = 4,
- .cid = ID_PLL_BAUD_FRAC,
- },
- {
- .n = "baudpll_divpmcck",
- .p = "baudpll_fracck",
- .l = &pll_layout_divpmc,
- .t = PLL_TYPE_DIV,
- .id = 4,
- .cid = ID_PLL_BAUD_DIV,
- },
- {
- .n = "audiopll_fracck",
- .p = "main_osc",
- .l = &pll_layout_frac,
- .t = PLL_TYPE_FRAC,
- .id = 5,
- .cid = ID_PLL_AUDIO_FRAC,
- },
- {
- .n = "audiopll_divpmcck",
- .p = "audiopll_fracck",
- .l = &pll_layout_divpmc,
- .t = PLL_TYPE_DIV,
- .id = 5,
- .cid = ID_PLL_AUDIO_DIVPMC,
- },
- {
- .n = "audiopll_diviock",
- .p = "audiopll_fracck",
- .l = &pll_layout_divio,
- .t = PLL_TYPE_DIV,
- .id = 5,
- .cid = ID_PLL_AUDIO_DIVIO,
- },
- {
- .n = "ethpll_fracck",
- .p = "main_osc",
- .l = &pll_layout_frac,
- .t = PLL_TYPE_FRAC,
- .id = 6,
- .cid = ID_PLL_ETH_FRAC,
- },
- {
- .n = "ethpll_divpmcck",
- .p = "ethpll_fracck",
- .l = &pll_layout_divpmc,
- .t = PLL_TYPE_DIV,
- .id = 6,
- .cid = ID_PLL_ETH_DIV,
- },
- };
- /**
- * Master clock (MCK[1..4]) description
- * @n: clock name
- * @ep: extra parents names array
- * @ep_chg_chg_id: index in parents array that specifies the changeable
- * parent
- * @ep_count: extra parents count
- * @ep_mux_table: mux table for extra parents
- * @ep_clk_mux_table: mux table to deal with subsystem clock ids
- * @id: clock id corresponding to MCK driver
- * @cid: clock id corresponding to clock subsystem
- * @c: true if clock is critical and cannot be disabled
- */
- static const struct {
- const char *n;
- const char *ep[4];
- u8 ep_count;
- u8 ep_mux_table[4];
- u8 ep_clk_mux_table[4];
- u8 id;
- u8 cid;
- u8 c;
- } sama7g5_mckx[] = {
- {
- .n = "mck1",
- .id = 1,
- .cid = ID_MCK1,
- .ep = { "syspll_divpmcck", },
- .ep_mux_table = { 5, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, },
- .ep_count = 1,
- .c = 1,
- },
- {
- .n = "mck2",
- .id = 2,
- .cid = ID_MCK2,
- .ep = { "ddrpll_divpmcck", },
- .ep_mux_table = { 6, },
- .ep_clk_mux_table = { ID_PLL_DDR_DIV, },
- .ep_count = 1,
- .c = 1,
- },
- {
- .n = "mck3",
- .id = 3,
- .cid = ID_MCK3,
- .ep = { "syspll_divpmcck", "ddrpll_divpmcck", "imgpll_divpmcck", },
- .ep_mux_table = { 5, 6, 7, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_DDR_DIV, ID_PLL_IMG_DIV, },
- .ep_count = 3,
- },
- {
- .n = "mck4",
- .id = 4,
- .cid = ID_MCK4,
- .ep = { "syspll_divpmcck", },
- .ep_mux_table = { 5, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, },
- .ep_count = 1,
- .c = 1,
- },
- };
- /**
- * Programmable clock description
- * @n: clock name
- * @cid: clock id corresponding to clock subsystem
- */
- static const struct {
- const char *n;
- u8 cid;
- } sama7g5_prog[] = {
- { .n = "prog0", .cid = ID_PROG0, },
- { .n = "prog1", .cid = ID_PROG1, },
- { .n = "prog2", .cid = ID_PROG2, },
- { .n = "prog3", .cid = ID_PROG3, },
- { .n = "prog4", .cid = ID_PROG4, },
- { .n = "prog5", .cid = ID_PROG5, },
- { .n = "prog6", .cid = ID_PROG6, },
- { .n = "prog7", .cid = ID_PROG7, },
- };
- /* Mux table for programmable clocks. */
- static u32 sama7g5_prog_mux_table[] = { 0, 1, 2, 3, 5, 6, 7, 8, 9, 10, };
- /**
- * System clock description
- * @n: clock name
- * @p: parent clock name
- * @id: clock id corresponding to system clock driver
- * @cid: clock id corresponding to clock subsystem
- */
- static const struct {
- const char *n;
- const char *p;
- u8 id;
- u8 cid;
- } sama7g5_systemck[] = {
- { .n = "pck0", .p = "prog0", .id = 8, .cid = ID_PCK0, },
- { .n = "pck1", .p = "prog1", .id = 9, .cid = ID_PCK1, },
- { .n = "pck2", .p = "prog2", .id = 10, .cid = ID_PCK2, },
- { .n = "pck3", .p = "prog3", .id = 11, .cid = ID_PCK3, },
- { .n = "pck4", .p = "prog4", .id = 12, .cid = ID_PCK4, },
- { .n = "pck5", .p = "prog5", .id = 13, .cid = ID_PCK5, },
- { .n = "pck6", .p = "prog6", .id = 14, .cid = ID_PCK6, },
- { .n = "pck7", .p = "prog7", .id = 15, .cid = ID_PCK7, },
- };
- /**
- * Peripheral clock description
- * @n: clock name
- * @p: clock parent name
- * @r: clock range values
- * @id: clock id
- */
- static const struct {
- const char *n;
- const char *p;
- struct clk_range r;
- u8 id;
- } sama7g5_periphck[] = {
- { .n = "pioA_clk", .p = "mck0", .id = 11, },
- { .n = "sfr_clk", .p = "mck1", .id = 19, },
- { .n = "hsmc_clk", .p = "mck1", .id = 21, },
- { .n = "xdmac0_clk", .p = "mck1", .id = 22, },
- { .n = "xdmac1_clk", .p = "mck1", .id = 23, },
- { .n = "xdmac2_clk", .p = "mck1", .id = 24, },
- { .n = "acc_clk", .p = "mck1", .id = 25, },
- { .n = "aes_clk", .p = "mck1", .id = 27, },
- { .n = "tzaesbasc_clk", .p = "mck1", .id = 28, },
- { .n = "asrc_clk", .p = "mck1", .id = 30, .r = { .max = 200000000, }, },
- { .n = "cpkcc_clk", .p = "mck0", .id = 32, },
- { .n = "csi_clk", .p = "mck3", .id = 33, .r = { .max = 266000000, }, },
- { .n = "csi2dc_clk", .p = "mck3", .id = 34, .r = { .max = 266000000, }, },
- { .n = "eic_clk", .p = "mck1", .id = 37, },
- { .n = "flex0_clk", .p = "mck1", .id = 38, },
- { .n = "flex1_clk", .p = "mck1", .id = 39, },
- { .n = "flex2_clk", .p = "mck1", .id = 40, },
- { .n = "flex3_clk", .p = "mck1", .id = 41, },
- { .n = "flex4_clk", .p = "mck1", .id = 42, },
- { .n = "flex5_clk", .p = "mck1", .id = 43, },
- { .n = "flex6_clk", .p = "mck1", .id = 44, },
- { .n = "flex7_clk", .p = "mck1", .id = 45, },
- { .n = "flex8_clk", .p = "mck1", .id = 46, },
- { .n = "flex9_clk", .p = "mck1", .id = 47, },
- { .n = "flex10_clk", .p = "mck1", .id = 48, },
- { .n = "flex11_clk", .p = "mck1", .id = 49, },
- { .n = "gmac0_clk", .p = "mck1", .id = 51, },
- { .n = "gmac1_clk", .p = "mck1", .id = 52, },
- { .n = "gmac0_tsu_clk", .p = "mck1", .id = 53, },
- { .n = "gmac1_tsu_clk", .p = "mck1", .id = 54, },
- { .n = "icm_clk", .p = "mck1", .id = 55, },
- { .n = "isc_clk", .p = "mck3", .id = 56, .r = { .max = 266000000, }, },
- { .n = "i2smcc0_clk", .p = "mck1", .id = 57, .r = { .max = 200000000, }, },
- { .n = "i2smcc1_clk", .p = "mck1", .id = 58, .r = { .max = 200000000, }, },
- { .n = "matrix_clk", .p = "mck1", .id = 60, },
- { .n = "mcan0_clk", .p = "mck1", .id = 61, .r = { .max = 200000000, }, },
- { .n = "mcan1_clk", .p = "mck1", .id = 62, .r = { .max = 200000000, }, },
- { .n = "mcan2_clk", .p = "mck1", .id = 63, .r = { .max = 200000000, }, },
- { .n = "mcan3_clk", .p = "mck1", .id = 64, .r = { .max = 200000000, }, },
- { .n = "mcan4_clk", .p = "mck1", .id = 65, .r = { .max = 200000000, }, },
- { .n = "mcan5_clk", .p = "mck1", .id = 66, .r = { .max = 200000000, }, },
- { .n = "pdmc0_clk", .p = "mck1", .id = 68, .r = { .max = 200000000, }, },
- { .n = "pdmc1_clk", .p = "mck1", .id = 69, .r = { .max = 200000000, }, },
- { .n = "pit64b0_clk", .p = "mck1", .id = 70, },
- { .n = "pit64b1_clk", .p = "mck1", .id = 71, },
- { .n = "pit64b2_clk", .p = "mck1", .id = 72, },
- { .n = "pit64b3_clk", .p = "mck1", .id = 73, },
- { .n = "pit64b4_clk", .p = "mck1", .id = 74, },
- { .n = "pit64b5_clk", .p = "mck1", .id = 75, },
- { .n = "pwm_clk", .p = "mck1", .id = 77, },
- { .n = "qspi0_clk", .p = "mck1", .id = 78, },
- { .n = "qspi1_clk", .p = "mck1", .id = 79, },
- { .n = "sdmmc0_clk", .p = "mck1", .id = 80, },
- { .n = "sdmmc1_clk", .p = "mck1", .id = 81, },
- { .n = "sdmmc2_clk", .p = "mck1", .id = 82, },
- { .n = "sha_clk", .p = "mck1", .id = 83, },
- { .n = "spdifrx_clk", .p = "mck1", .id = 84, .r = { .max = 200000000, }, },
- { .n = "spdiftx_clk", .p = "mck1", .id = 85, .r = { .max = 200000000, }, },
- { .n = "ssc0_clk", .p = "mck1", .id = 86, .r = { .max = 200000000, }, },
- { .n = "ssc1_clk", .p = "mck1", .id = 87, .r = { .max = 200000000, }, },
- { .n = "tcb0_ch0_clk", .p = "mck1", .id = 88, .r = { .max = 200000000, }, },
- { .n = "tcb0_ch1_clk", .p = "mck1", .id = 89, .r = { .max = 200000000, }, },
- { .n = "tcb0_ch2_clk", .p = "mck1", .id = 90, .r = { .max = 200000000, }, },
- { .n = "tcb1_ch0_clk", .p = "mck1", .id = 91, .r = { .max = 200000000, }, },
- { .n = "tcb1_ch1_clk", .p = "mck1", .id = 92, .r = { .max = 200000000, }, },
- { .n = "tcb1_ch2_clk", .p = "mck1", .id = 93, .r = { .max = 200000000, }, },
- { .n = "tcpca_clk", .p = "mck1", .id = 94, },
- { .n = "tcpcb_clk", .p = "mck1", .id = 95, },
- { .n = "tdes_clk", .p = "mck1", .id = 96, },
- { .n = "trng_clk", .p = "mck1", .id = 97, },
- { .n = "udphsa_clk", .p = "mck1", .id = 104, },
- { .n = "udphsb_clk", .p = "mck1", .id = 105, },
- { .n = "uhphs_clk", .p = "mck1", .id = 106, },
- };
- /**
- * Generic clock description
- * @n: clock name
- * @ep: extra parents names
- * @ep_mux_table: extra parents mux table
- * @ep_clk_mux_table: extra parents clock mux table (for CCF)
- * @r: clock output range
- * @ep_count: extra parents count
- * @id: clock id
- */
- static const struct {
- const char *n;
- const char *ep[8];
- const char ep_mux_table[8];
- const char ep_clk_mux_table[8];
- struct clk_range r;
- u8 ep_count;
- u8 id;
- } sama7g5_gck[] = {
- {
- .n = "adc_gclk",
- .id = 26,
- .r = { .max = 100000000, },
- .ep = { "syspll_divpmcck", "imgpll_divpmcck", "audiopll_divpmcck", },
- .ep_mux_table = { 5, 7, 9, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_IMG_DIV,
- ID_PLL_AUDIO_DIVPMC, },
- .ep_count = 3,
- },
- {
- .n = "asrc_gclk",
- .id = 30,
- .r = { .max = 200000000 },
- .ep = { "audiopll_divpmcck", },
- .ep_mux_table = { 9, },
- .ep_clk_mux_table = { ID_PLL_AUDIO_DIVPMC, },
- .ep_count = 1,
- },
- {
- .n = "csi_gclk",
- .id = 33,
- .r = { .max = 27000000 },
- .ep = { "ddrpll_divpmcck", "imgpll_divpmcck", },
- .ep_clk_mux_table = { ID_PLL_DDR_DIV, ID_PLL_IMG_DIV, },
- .ep_mux_table = { 6, 7, },
- .ep_count = 2,
- },
- {
- .n = "flex0_gclk",
- .id = 38,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex1_gclk",
- .id = 39,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex2_gclk",
- .id = 40,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex3_gclk",
- .id = 41,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex4_gclk",
- .id = 42,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex5_gclk",
- .id = 43,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex6_gclk",
- .id = 44,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex7_gclk",
- .id = 45,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex8_gclk",
- .id = 46,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex9_gclk",
- .id = 47,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex10_gclk",
- .id = 48,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "flex11_gclk",
- .id = 49,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "gmac0_gclk",
- .id = 51,
- .r = { .max = 125000000 },
- .ep = { "ethpll_divpmcck", },
- .ep_clk_mux_table = { ID_PLL_ETH_DIV, },
- .ep_mux_table = { 10, },
- .ep_count = 1,
- },
- {
- .n = "gmac1_gclk",
- .id = 52,
- .r = { .max = 50000000 },
- .ep = { "ethpll_divpmcck", },
- .ep_mux_table = { 10, },
- .ep_clk_mux_table = { ID_PLL_ETH_DIV, },
- .ep_count = 1,
- },
- {
- .n = "gmac0_tsu_gclk",
- .id = 53,
- .r = { .max = 300000000 },
- .ep = { "audiopll_divpmcck", "ethpll_divpmcck", },
- .ep_mux_table = { 9, 10, },
- .ep_clk_mux_table = { ID_PLL_AUDIO_DIVPMC, ID_PLL_ETH_DIV, },
- .ep_count = 2,
- },
- {
- .n = "gmac1_tsu_gclk",
- .id = 54,
- .r = { .max = 300000000 },
- .ep = { "audiopll_divpmcck", "ethpll_divpmcck", },
- .ep_mux_table = { 9, 10, },
- .ep_clk_mux_table = { ID_PLL_AUDIO_DIVPMC, ID_PLL_ETH_DIV, },
- .ep_count = 2,
- },
- {
- .n = "i2smcc0_gclk",
- .id = 57,
- .r = { .max = 100000000 },
- .ep = { "syspll_divpmcck", "audiopll_divpmcck", },
- .ep_mux_table = { 5, 9, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_AUDIO_DIVPMC, },
- .ep_count = 2,
- },
- {
- .n = "i2smcc1_gclk",
- .id = 58,
- .r = { .max = 100000000 },
- .ep = { "syspll_divpmcck", "audiopll_divpmcck", },
- .ep_mux_table = { 5, 9, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_AUDIO_DIVPMC, },
- .ep_count = 2,
- },
- {
- .n = "mcan0_gclk",
- .id = 61,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "mcan1_gclk",
- .id = 62,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "mcan2_gclk",
- .id = 63,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "mcan3_gclk",
- .id = 64,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "mcan4_gclk",
- .id = 65,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "mcan5_gclk",
- .id = 66,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "pdmc0_gclk",
- .id = 68,
- .r = { .max = 50000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "pdmc1_gclk",
- .id = 69,
- .r = { .max = 50000000, },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "pit64b0_gclk",
- .id = 70,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "imgpll_divpmcck", "baudpll_divpmcck",
- "audiopll_divpmcck", "ethpll_divpmcck", },
- .ep_mux_table = { 5, 7, 8, 9, 10, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_IMG_DIV,
- ID_PLL_BAUD_DIV, ID_PLL_AUDIO_DIVPMC,
- ID_PLL_ETH_DIV, },
- .ep_count = 5,
- },
- {
- .n = "pit64b1_gclk",
- .id = 71,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "imgpll_divpmcck", "baudpll_divpmcck",
- "audiopll_divpmcck", "ethpll_divpmcck", },
- .ep_mux_table = { 5, 7, 8, 9, 10, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_IMG_DIV,
- ID_PLL_BAUD_DIV, ID_PLL_AUDIO_DIVPMC,
- ID_PLL_ETH_DIV, },
- .ep_count = 5,
- },
- {
- .n = "pit64b2_gclk",
- .id = 72,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "imgpll_divpmcck", "baudpll_divpmcck",
- "audiopll_divpmcck", "ethpll_divpmcck", },
- .ep_mux_table = { 5, 7, 8, 9, 10, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_IMG_DIV,
- ID_PLL_BAUD_DIV, ID_PLL_AUDIO_DIVPMC,
- ID_PLL_ETH_DIV, },
- .ep_count = 5,
- },
- {
- .n = "pit64b3_gclk",
- .id = 73,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "imgpll_divpmcck", "baudpll_divpmcck",
- "audiopll_divpmcck", "ethpll_divpmcck", },
- .ep_mux_table = { 5, 7, 8, 9, 10, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_IMG_DIV,
- ID_PLL_BAUD_DIV, ID_PLL_AUDIO_DIVPMC,
- ID_PLL_ETH_DIV, },
- .ep_count = 5,
- },
- {
- .n = "pit64b4_gclk",
- .id = 74,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "imgpll_divpmcck", "baudpll_divpmcck",
- "audiopll_divpmcck", "ethpll_divpmcck", },
- .ep_mux_table = { 5, 7, 8, 9, 10, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_IMG_DIV,
- ID_PLL_BAUD_DIV, ID_PLL_AUDIO_DIVPMC,
- ID_PLL_ETH_DIV, },
- .ep_count = 5,
- },
- {
- .n = "pit64b5_gclk",
- .id = 75,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "imgpll_divpmcck", "baudpll_divpmcck",
- "audiopll_divpmcck", "ethpll_divpmcck", },
- .ep_mux_table = { 5, 7, 8, 9, 10, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_IMG_DIV,
- ID_PLL_BAUD_DIV, ID_PLL_AUDIO_DIVPMC,
- ID_PLL_ETH_DIV, },
- .ep_count = 5,
- },
- {
- .n = "qspi0_gclk",
- .id = 78,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_IMG_DIV,
- ID_PLL_BAUD_DIV, ID_PLL_AUDIO_DIVPMC,
- ID_PLL_ETH_DIV, },
- .ep_count = 2,
- },
- {
- .n = "qspi1_gclk",
- .id = 79,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "sdmmc0_gclk",
- .id = 80,
- .r = { .max = 208000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "sdmmc1_gclk",
- .id = 81,
- .r = { .max = 208000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "sdmmc2_gclk",
- .id = 82,
- .r = { .max = 208000000 },
- .ep = { "syspll_divpmcck", "baudpll_divpmcck", },
- .ep_mux_table = { 5, 8, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_BAUD_DIV, },
- .ep_count = 2,
- },
- {
- .n = "spdifrx_gclk",
- .id = 84,
- .r = { .max = 150000000 },
- .ep = { "syspll_divpmcck", "audiopll_divpmcck", },
- .ep_mux_table = { 5, 9, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_AUDIO_DIVPMC, },
- .ep_count = 2,
- },
- {
- .n = "spdiftx_gclk",
- .id = 85,
- .r = { .max = 25000000 },
- .ep = { "syspll_divpmcck", "audiopll_divpmcck", },
- .ep_mux_table = { 5, 9, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_AUDIO_DIVPMC, },
- .ep_count = 2,
- },
- {
- .n = "tcb0_ch0_gclk",
- .id = 88,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "imgpll_divpmcck", "baudpll_divpmcck",
- "audiopll_divpmcck", "ethpll_divpmcck", },
- .ep_mux_table = { 5, 7, 8, 9, 10, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_IMG_DIV,
- ID_PLL_BAUD_DIV, ID_PLL_AUDIO_DIVPMC,
- ID_PLL_ETH_DIV, },
- .ep_count = 5,
- },
- {
- .n = "tcb1_ch0_gclk",
- .id = 91,
- .r = { .max = 200000000 },
- .ep = { "syspll_divpmcck", "imgpll_divpmcck", "baudpll_divpmcck",
- "audiopll_divpmcck", "ethpll_divpmcck", },
- .ep_mux_table = { 5, 7, 8, 9, 10, },
- .ep_clk_mux_table = { ID_PLL_SYS_DIV, ID_PLL_IMG_DIV,
- ID_PLL_BAUD_DIV, ID_PLL_AUDIO_DIVPMC,
- ID_PLL_ETH_DIV, },
- .ep_count = 5,
- },
- };
- /**
- * Clock setup description
- * @cid: clock id corresponding to clock subsystem
- * @pid: parent clock id corresponding to clock subsystem
- * @rate: clock rate
- * @prate: parent rate
- */
- static const struct pmc_clk_setup {
- unsigned int cid;
- unsigned int pid;
- unsigned long rate;
- unsigned long prate;
- } sama7g5_clk_setup[] = {
- {
- .cid = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_PLL_ETH_FRAC),
- .rate = 625000000,
- },
- {
- .cid = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_PLL_ETH_DIV),
- .rate = 625000000,
- },
- };
- #define SAMA7G5_MAX_MUX_ALLOCS (64)
- #define prepare_mux_table(_allocs, _index, _dst, _src, _num, _label) \
- do { \
- int _i; \
- if ((_index) >= SAMA7G5_MAX_MUX_ALLOCS) { \
- debug("%s(): AT91: MUX: insufficient space\n", \
- __func__); \
- goto _label; \
- } \
- (_dst) = kzalloc(sizeof(*(_dst)) * (_num), GFP_KERNEL); \
- if (!(_dst)) \
- goto _label; \
- (_allocs)[(_index)++] = (_dst); \
- for (_i = 0; _i < (_num); _i++) \
- (_dst)[_i] = (_src)[_i]; \
- } while (0)
- static int sama7g5_clk_probe(struct udevice *dev)
- {
- void __iomem *base = (void *)devfdt_get_addr(dev);
- unsigned int *clkmuxallocs[SAMA7G5_MAX_MUX_ALLOCS];
- unsigned int *muxallocs[SAMA7G5_MAX_MUX_ALLOCS];
- const char *p[10];
- unsigned int cm[10], m[10], *tmpclkmux, *tmpmux;
- struct clk clk, *c, *parent;
- bool main_osc_bypass;
- int ret, muxallocindex = 0, clkmuxallocindex = 0, i, j;
- if (IS_ERR(base))
- return PTR_ERR(base);
- memset(muxallocs, 0, ARRAY_SIZE(muxallocs));
- memset(clkmuxallocs, 0, ARRAY_SIZE(clkmuxallocs));
- ret = clk_get_by_index(dev, 0, &clk);
- if (ret)
- return ret;
- ret = clk_get_by_id(clk.id, &c);
- if (ret)
- return ret;
- clk_names[ID_TD_SLCK] = kmemdup(clk_hw_get_name(c),
- strlen(clk_hw_get_name(c)) + 1, GFP_KERNEL);
- if (!clk_names[ID_TD_SLCK])
- return -ENOMEM;
- ret = clk_get_by_index(dev, 1, &clk);
- if (ret)
- return ret;
- ret = clk_get_by_id(clk.id, &c);
- if (ret)
- return ret;
- clk_names[ID_MD_SLCK] = kmemdup(clk_hw_get_name(c),
- strlen(clk_hw_get_name(c)) + 1, GFP_KERNEL);
- if (!clk_names[ID_MD_SLCK])
- return -ENOMEM;
- ret = clk_get_by_index(dev, 2, &clk);
- if (ret)
- return ret;
- clk_names[ID_MAIN_XTAL] = kmemdup(clk_hw_get_name(&clk),
- strlen(clk_hw_get_name(&clk)) + 1, GFP_KERNEL);
- if (!clk_names[ID_MAIN_XTAL])
- return -ENOMEM;
- ret = clk_get_by_index(dev, 3, &clk);
- if (ret)
- goto fail;
- clk_names[ID_MAIN_RC] = kmemdup(clk_hw_get_name(&clk),
- strlen(clk_hw_get_name(&clk)) + 1, GFP_KERNEL);
- if (ret)
- goto fail;
- main_osc_bypass = dev_read_bool(dev, "atmel,main-osc-bypass");
- /* Register main rc oscillator. */
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MAIN_RC_OSC),
- at91_clk_main_rc(base, clk_names[ID_MAIN_RC_OSC],
- clk_names[ID_MAIN_RC]));
- /* Register main oscillator. */
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MAIN_OSC),
- at91_clk_main_osc(base, clk_names[ID_MAIN_OSC],
- clk_names[ID_MAIN_XTAL], main_osc_bypass));
- /* Register mainck. */
- p[0] = clk_names[ID_MAIN_RC_OSC];
- p[1] = clk_names[ID_MAIN_OSC];
- cm[0] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MAIN_RC_OSC);
- cm[1] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MAIN_OSC);
- prepare_mux_table(clkmuxallocs, clkmuxallocindex, tmpclkmux, cm, 2,
- fail);
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MAINCK),
- at91_clk_sam9x5_main(base, clk_names[ID_MAINCK], p,
- 2, tmpclkmux, PMC_TYPE_CORE));
- /* Register PLL fracs clocks. */
- for (i = 0; i < ARRAY_SIZE(sama7g5_plls); i++) {
- if (sama7g5_plls[i].t != PLL_TYPE_FRAC)
- continue;
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_CORE, sama7g5_plls[i].cid),
- sam9x60_clk_register_frac_pll(base, sama7g5_plls[i].n,
- sama7g5_plls[i].p, sama7g5_plls[i].id,
- &pll_characteristics, sama7g5_plls[i].l,
- sama7g5_plls[i].c));
- }
- /* Register PLL div clocks. */
- for (i = 0; i < ARRAY_SIZE(sama7g5_plls); i++) {
- if (sama7g5_plls[i].t != PLL_TYPE_DIV)
- continue;
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_CORE, sama7g5_plls[i].cid),
- sam9x60_clk_register_div_pll(base, sama7g5_plls[i].n,
- sama7g5_plls[i].p, sama7g5_plls[i].id,
- &pll_characteristics, sama7g5_plls[i].l,
- sama7g5_plls[i].c));
- }
- /* Register MCK0 clock. */
- p[0] = clk_names[ID_MD_SLCK];
- p[1] = clk_names[ID_MAINCK];
- p[2] = clk_names[ID_PLL_CPU_DIV];
- p[3] = clk_names[ID_PLL_SYS_DIV];
- cm[0] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MD_SLCK);
- cm[1] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MAINCK);
- cm[2] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_PLL_CPU_DIV);
- cm[3] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_PLL_SYS_DIV);
- prepare_mux_table(clkmuxallocs, clkmuxallocindex, tmpclkmux, cm, 2,
- fail);
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MCK0),
- at91_clk_register_master(base, clk_names[ID_MCK0], p,
- 4, &mck0_layout, &mck0_characteristics, tmpclkmux));
- /* Register MCK1-4 clocks. */
- p[0] = clk_names[ID_MD_SLCK];
- p[1] = clk_names[ID_TD_SLCK];
- p[2] = clk_names[ID_MAINCK];
- p[3] = clk_names[ID_MCK0];
- m[0] = 0;
- m[1] = 1;
- m[2] = 2;
- m[3] = 3;
- cm[0] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MD_SLCK);
- cm[1] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_TD_SLCK);
- cm[2] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MAINCK);
- cm[3] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MCK0);
- for (i = 0; i < ARRAY_SIZE(sama7g5_mckx); i++) {
- for (j = 0; j < sama7g5_mckx[i].ep_count; j++) {
- p[4 + j] = sama7g5_mckx[i].ep[j];
- m[4 + j] = sama7g5_mckx[i].ep_mux_table[j];
- cm[4 + j] = AT91_TO_CLK_ID(PMC_TYPE_CORE,
- sama7g5_mckx[i].ep_clk_mux_table[j]);
- }
- prepare_mux_table(clkmuxallocs, clkmuxallocindex, tmpclkmux, cm,
- 4 + sama7g5_mckx[i].ep_count, fail);
- prepare_mux_table(muxallocs, muxallocindex, tmpmux, m,
- 4 + sama7g5_mckx[i].ep_count, fail);
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_CORE, sama7g5_mckx[i].cid),
- at91_clk_sama7g5_register_master(base,
- sama7g5_mckx[i].n, p, 4 + sama7g5_mckx[i].ep_count,
- tmpmux, tmpclkmux, sama7g5_mckx[i].c,
- sama7g5_mckx[i].id));
- }
- /* Register UTMI clock. */
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_UTMI),
- at91_clk_sama7g5_register_utmi(base, "utmick",
- clk_names[ID_MAIN_XTAL]));
- /* Register programmable clocks. */
- p[0] = clk_names[ID_MD_SLCK];
- p[1] = clk_names[ID_TD_SLCK];
- p[2] = clk_names[ID_MAINCK];
- p[3] = clk_names[ID_MCK0];
- p[4] = clk_names[ID_PLL_SYS_DIV];
- p[5] = clk_names[ID_PLL_DDR_DIV];
- p[6] = clk_names[ID_PLL_IMG_DIV];
- p[7] = clk_names[ID_PLL_BAUD_DIV];
- p[8] = clk_names[ID_PLL_AUDIO_DIVPMC];
- p[9] = clk_names[ID_PLL_ETH_DIV];
- cm[0] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MD_SLCK);
- cm[1] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_TD_SLCK);
- cm[2] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MAINCK);
- cm[3] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MCK0);
- cm[4] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_PLL_SYS_DIV);
- cm[5] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_PLL_DDR_DIV);
- cm[6] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_PLL_IMG_DIV);
- cm[7] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_PLL_BAUD_DIV);
- cm[8] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_PLL_AUDIO_DIVPMC);
- cm[9] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_PLL_ETH_DIV);
- for (i = 0; i < ARRAY_SIZE(sama7g5_prog); i++) {
- prepare_mux_table(clkmuxallocs, clkmuxallocindex, tmpclkmux, cm,
- 10, fail);
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_CORE, sama7g5_prog[i].cid),
- at91_clk_register_programmable(base, sama7g5_prog[i].n,
- p, 10, i, &programmable_layout, tmpclkmux,
- sama7g5_prog_mux_table));
- }
- /* System clocks. */
- for (i = 0; i < ARRAY_SIZE(sama7g5_systemck); i++) {
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_SYSTEM, sama7g5_systemck[i].cid),
- at91_clk_register_system(base, sama7g5_systemck[i].n,
- sama7g5_systemck[i].p, sama7g5_systemck[i].id));
- }
- /* Peripheral clocks. */
- for (i = 0; i < ARRAY_SIZE(sama7g5_periphck); i++) {
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_PERIPHERAL,
- sama7g5_periphck[i].id),
- at91_clk_register_sam9x5_peripheral(base,
- &sama7g5_pcr_layout, sama7g5_periphck[i].n,
- sama7g5_periphck[i].p, sama7g5_periphck[i].id,
- &sama7g5_periphck[i].r));
- }
- /* Generic clocks. */
- p[0] = clk_names[ID_MD_SLCK];
- p[1] = clk_names[ID_TD_SLCK];
- p[2] = clk_names[ID_MAINCK];
- p[3] = clk_names[ID_MCK0];
- m[0] = 0;
- m[1] = 1;
- m[2] = 2;
- m[3] = 3;
- cm[0] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MD_SLCK);
- cm[1] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_TD_SLCK);
- cm[2] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MAINCK);
- cm[3] = AT91_TO_CLK_ID(PMC_TYPE_CORE, ID_MCK0);
- for (i = 0; i < ARRAY_SIZE(sama7g5_gck); i++) {
- for (j = 0; j < sama7g5_gck[i].ep_count; j++) {
- p[4 + j] = sama7g5_gck[i].ep[j];
- m[4 + j] = sama7g5_gck[i].ep_mux_table[j];
- cm[4 + j] = AT91_TO_CLK_ID(PMC_TYPE_CORE,
- sama7g5_gck[i].ep_clk_mux_table[j]);
- }
- prepare_mux_table(clkmuxallocs, clkmuxallocindex, tmpclkmux, cm,
- 4 + sama7g5_gck[i].ep_count, fail);
- prepare_mux_table(muxallocs, muxallocindex, tmpmux, m,
- 4 + sama7g5_gck[i].ep_count, fail);
- clk_dm(AT91_TO_CLK_ID(PMC_TYPE_GCK, sama7g5_gck[i].id),
- at91_clk_register_generic(base, &sama7g5_pcr_layout,
- sama7g5_gck[i].n, p, tmpclkmux, tmpmux,
- 4 + sama7g5_gck[i].ep_count, sama7g5_gck[i].id,
- &sama7g5_gck[i].r));
- }
- /* Setup clocks. */
- for (i = 0; i < ARRAY_SIZE(sama7g5_clk_setup); i++) {
- ret = clk_get_by_id(sama7g5_clk_setup[i].cid, &c);
- if (ret)
- goto fail;
- if (sama7g5_clk_setup[i].pid) {
- ret = clk_get_by_id(sama7g5_clk_setup[i].pid, &parent);
- if (ret)
- goto fail;
- ret = clk_set_parent(c, parent);
- if (ret)
- goto fail;
- if (sama7g5_clk_setup[i].prate) {
- ret = clk_set_rate(parent,
- sama7g5_clk_setup[i].prate);
- if (ret < 0)
- goto fail;
- }
- }
- if (sama7g5_clk_setup[i].rate) {
- ret = clk_set_rate(c, sama7g5_clk_setup[i].rate);
- if (ret < 0)
- goto fail;
- }
- }
- return 0;
- fail:
- for (i = 0; i < ARRAY_SIZE(muxallocs); i++)
- kfree(muxallocs[i]);
- for (i = 0; i < ARRAY_SIZE(clkmuxallocs); i++)
- kfree(clkmuxallocs[i]);
- return -ENOMEM;
- }
- static const struct udevice_id sama7g5_clk_ids[] = {
- { .compatible = "microchip,sama7g5-pmc" },
- { /* Sentinel. */ },
- };
- U_BOOT_DRIVER(at91_sama7g5_pmc) = {
- .name = "at91-sama7g5-pmc",
- .id = UCLASS_CLK,
- .of_match = sama7g5_clk_ids,
- .ops = &at91_clk_ops,
- .probe = sama7g5_clk_probe,
- .flags = DM_FLAG_PRE_RELOC,
- };
|