440_i2c.h 2.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. #ifndef _440_i2c_h_
  2. #define _440_i2c_h_
  3. #if defined(CONFIG_440_EP) || defined(CONFIG_440_GR)
  4. #define I2C_BASE_ADDR (CFG_PERIPHERAL_BASE + 0x00000700)
  5. #else
  6. #define I2C_BASE_ADDR (CFG_PERIPHERAL_BASE + 0x00000400)
  7. #endif /*CONFIG_440_EP CONFIG_440_GR*/
  8. #define I2C_REGISTERS_BASE_ADDRESS I2C_BASE_ADDR
  9. #define IIC_MDBUF (I2C_REGISTERS_BASE_ADDRESS+IICMDBUF)
  10. #define IIC_SDBUF (I2C_REGISTERS_BASE_ADDRESS+IICSDBUF)
  11. #define IIC_LMADR (I2C_REGISTERS_BASE_ADDRESS+IICLMADR)
  12. #define IIC_HMADR (I2C_REGISTERS_BASE_ADDRESS+IICHMADR)
  13. #define IIC_CNTL (I2C_REGISTERS_BASE_ADDRESS+IICCNTL)
  14. #define IIC_MDCNTL (I2C_REGISTERS_BASE_ADDRESS+IICMDCNTL)
  15. #define IIC_STS (I2C_REGISTERS_BASE_ADDRESS+IICSTS)
  16. #define IIC_EXTSTS (I2C_REGISTERS_BASE_ADDRESS+IICEXTSTS)
  17. #define IIC_LSADR (I2C_REGISTERS_BASE_ADDRESS+IICLSADR)
  18. #define IIC_HSADR (I2C_REGISTERS_BASE_ADDRESS+IICHSADR)
  19. #define IIC_CLKDIV (I2C_REGISTERS_BASE_ADDRESS+IICCLKDIV)
  20. #define IIC_INTRMSK (I2C_REGISTERS_BASE_ADDRESS+IICINTRMSK)
  21. #define IIC_XFRCNT (I2C_REGISTERS_BASE_ADDRESS+IICXFRCNT)
  22. #define IIC_XTCNTLSS (I2C_REGISTERS_BASE_ADDRESS+IICXTCNTLSS)
  23. #define IIC_DIRECTCNTL (I2C_REGISTERS_BASE_ADDRESS+IICDIRECTCNTL)
  24. /* MDCNTL Register Bit definition */
  25. #define IIC_MDCNTL_HSCL 0x01
  26. #define IIC_MDCNTL_EUBS 0x02
  27. #define IIC_MDCNTL_EINT 0x04
  28. #define IIC_MDCNTL_ESM 0x08
  29. #define IIC_MDCNTL_FSM 0x10
  30. #define IIC_MDCNTL_EGC 0x20
  31. #define IIC_MDCNTL_FMDB 0x40
  32. #define IIC_MDCNTL_FSDB 0x80
  33. /* CNTL Register Bit definition */
  34. #define IIC_CNTL_PT 0x01
  35. #define IIC_CNTL_READ 0x02
  36. #define IIC_CNTL_CHT 0x04
  37. #define IIC_CNTL_RPST 0x08
  38. /* bit 2/3 for Transfer count*/
  39. #define IIC_CNTL_AMD 0x40
  40. #define IIC_CNTL_HMT 0x80
  41. /* STS Register Bit definition */
  42. #define IIC_STS_PT 0X01
  43. #define IIC_STS_IRQA 0x02
  44. #define IIC_STS_ERR 0X04
  45. #define IIC_STS_SCMP 0x08
  46. #define IIC_STS_MDBF 0x10
  47. #define IIC_STS_MDBS 0X20
  48. #define IIC_STS_SLPR 0x40
  49. #define IIC_STS_SSS 0x80
  50. /* EXTSTS Register Bit definition */
  51. #define IIC_EXTSTS_XFRA 0X01
  52. #define IIC_EXTSTS_ICT 0X02
  53. #define IIC_EXTSTS_LA 0X04
  54. /* XTCNTLSS Register Bit definition */
  55. #define IIC_XTCNTLSS_SRST 0x01
  56. #define IIC_XTCNTLSS_EPI 0x02
  57. #define IIC_XTCNTLSS_SDBF 0x04
  58. #define IIC_XTCNTLSS_SBDD 0x08
  59. #define IIC_XTCNTLSS_SWS 0x10
  60. #define IIC_XTCNTLSS_SWC 0x20
  61. #define IIC_XTCNTLSS_SRS 0x40
  62. #define IIC_XTCNTLSS_SRC 0x80
  63. #endif