memac.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2012 Freescale Semiconductor, Inc.
  4. * Roy Zang <tie-fei.zang@freescale.com>
  5. */
  6. /* MAXFRM - maximum frame length */
  7. #define MAXFRM_MASK 0x0000ffff
  8. #include <common.h>
  9. #include <phy.h>
  10. #include <asm/types.h>
  11. #include <asm/io.h>
  12. #include <fsl_memac.h>
  13. #include "fm.h"
  14. static void memac_init_mac(struct fsl_enet_mac *mac)
  15. {
  16. struct memac *regs = mac->base;
  17. /* mask all interrupt */
  18. out_be32(&regs->imask, IMASK_MASK_ALL);
  19. /* clear all events */
  20. out_be32(&regs->ievent, IEVENT_CLEAR_ALL);
  21. /* set the max receive length */
  22. out_be32(&regs->maxfrm, mac->max_rx_len & MAXFRM_MASK);
  23. /* multicast frame reception for the hash entry disable */
  24. out_be32(&regs->hashtable_ctrl, 0);
  25. }
  26. static void memac_enable_mac(struct fsl_enet_mac *mac)
  27. {
  28. struct memac *regs = mac->base;
  29. setbits_be32(&regs->command_config,
  30. MEMAC_CMD_CFG_RXTX_EN | MEMAC_CMD_CFG_NO_LEN_CHK);
  31. }
  32. static void memac_disable_mac(struct fsl_enet_mac *mac)
  33. {
  34. struct memac *regs = mac->base;
  35. clrbits_be32(&regs->command_config, MEMAC_CMD_CFG_RXTX_EN);
  36. }
  37. static void memac_set_mac_addr(struct fsl_enet_mac *mac, u8 *mac_addr)
  38. {
  39. struct memac *regs = mac->base;
  40. u32 mac_addr0, mac_addr1;
  41. /*
  42. * if a station address of 0x12345678ABCD, perform a write to
  43. * MAC_ADDR0 of 0x78563412, MAC_ADDR1 of 0x0000CDAB
  44. */
  45. mac_addr0 = (mac_addr[3] << 24) | (mac_addr[2] << 16) | \
  46. (mac_addr[1] << 8) | (mac_addr[0]);
  47. out_be32(&regs->mac_addr_0, mac_addr0);
  48. mac_addr1 = ((mac_addr[5] << 8) | mac_addr[4]) & 0x0000ffff;
  49. out_be32(&regs->mac_addr_1, mac_addr1);
  50. }
  51. static void memac_set_interface_mode(struct fsl_enet_mac *mac,
  52. phy_interface_t type, int speed)
  53. {
  54. /* Roy need more work here */
  55. struct memac *regs = mac->base;
  56. u32 if_mode, if_status;
  57. /* clear all bits relative with interface mode */
  58. if_mode = in_be32(&regs->if_mode);
  59. if_status = in_be32(&regs->if_status);
  60. /* set interface mode */
  61. switch (type) {
  62. case PHY_INTERFACE_MODE_GMII:
  63. if_mode &= ~IF_MODE_MASK;
  64. if_mode |= IF_MODE_GMII;
  65. break;
  66. case PHY_INTERFACE_MODE_RGMII:
  67. case PHY_INTERFACE_MODE_RGMII_ID:
  68. case PHY_INTERFACE_MODE_RGMII_RXID:
  69. case PHY_INTERFACE_MODE_RGMII_TXID:
  70. if_mode |= (IF_MODE_GMII | IF_MODE_RG);
  71. break;
  72. case PHY_INTERFACE_MODE_RMII:
  73. if_mode |= (IF_MODE_GMII | IF_MODE_RM);
  74. break;
  75. case PHY_INTERFACE_MODE_SGMII:
  76. case PHY_INTERFACE_MODE_SGMII_2500:
  77. case PHY_INTERFACE_MODE_QSGMII:
  78. if_mode &= ~IF_MODE_MASK;
  79. if_mode |= (IF_MODE_GMII);
  80. break;
  81. case PHY_INTERFACE_MODE_XGMII:
  82. if_mode &= ~IF_MODE_MASK;
  83. if_mode |= IF_MODE_XGMII;
  84. break;
  85. default:
  86. break;
  87. }
  88. /* Enable automatic speed selection for Non-XGMII */
  89. if (type != PHY_INTERFACE_MODE_XGMII)
  90. if_mode |= IF_MODE_EN_AUTO;
  91. if (type == PHY_INTERFACE_MODE_RGMII ||
  92. type == PHY_INTERFACE_MODE_RGMII_ID ||
  93. type == PHY_INTERFACE_MODE_RGMII_RXID ||
  94. type == PHY_INTERFACE_MODE_RGMII_TXID) {
  95. if_mode &= ~IF_MODE_EN_AUTO;
  96. if_mode &= ~IF_MODE_SETSP_MASK;
  97. switch (speed) {
  98. case SPEED_1000:
  99. if_mode |= IF_MODE_SETSP_1000M;
  100. break;
  101. case SPEED_100:
  102. if_mode |= IF_MODE_SETSP_100M;
  103. break;
  104. case SPEED_10:
  105. if_mode |= IF_MODE_SETSP_10M;
  106. default:
  107. break;
  108. }
  109. }
  110. debug(" %s, if_mode = %x\n", __func__, if_mode);
  111. debug(" %s, if_status = %x\n", __func__, if_status);
  112. out_be32(&regs->if_mode, if_mode);
  113. return;
  114. }
  115. void init_memac(struct fsl_enet_mac *mac, void *base,
  116. void *phyregs, int max_rx_len)
  117. {
  118. debug("%s: @ %p, mdio @ %p\n", __func__, base, phyregs);
  119. mac->base = base;
  120. mac->phyregs = phyregs;
  121. mac->max_rx_len = max_rx_len;
  122. mac->init_mac = memac_init_mac;
  123. mac->enable_mac = memac_enable_mac;
  124. mac->disable_mac = memac_disable_mac;
  125. mac->set_mac_addr = memac_set_mac_addr;
  126. mac->set_if_mode = memac_set_interface_mode;
  127. }