cpu.c 655 B

123456789101112131415161718192021222324252627282930313233343536
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2018 Xilinx, Inc. (Michal Simek)
  4. */
  5. #include <common.h>
  6. #include <cpu_func.h>
  7. #include <init.h>
  8. #include <asm/armv7_mpu.h>
  9. DECLARE_GLOBAL_DATA_PTR;
  10. struct mpu_region_config region_config[] = {
  11. { 0x00000000, REGION_0, XN_EN, PRIV_RW_USR_RW,
  12. SHARED_WRITE_BUFFERED, REGION_4GB },
  13. { 0x00000000, REGION_1, XN_DIS, PRIV_RW_USR_RW,
  14. O_I_WB_RD_WR_ALLOC, REGION_1GB },
  15. };
  16. int arch_cpu_init(void)
  17. {
  18. gd->cpu_clk = CONFIG_CPU_FREQ_HZ;
  19. setup_mpu_regions(region_config, ARRAY_SIZE(region_config));
  20. return 0;
  21. }
  22. /*
  23. * Perform the low-level reset.
  24. */
  25. void reset_cpu(ulong addr)
  26. {
  27. while (1)
  28. ;
  29. }