k3-j7200-common-proc-board-u-boot.dtsi 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2020 Texas Instruments Incorporated - https://www.ti.com/
  4. */
  5. / {
  6. chosen {
  7. stdout-path = "serial2:115200n8";
  8. tick-timer = &timer1;
  9. };
  10. aliases {
  11. ethernet0 = &cpsw_port1;
  12. };
  13. };
  14. &chipid {
  15. u-boot,dm-spl;
  16. };
  17. &cbass_main {
  18. u-boot,dm-spl;
  19. };
  20. &main_navss {
  21. u-boot,dm-spl;
  22. };
  23. &cbass_mcu_wakeup {
  24. u-boot,dm-spl;
  25. timer1: timer@40400000 {
  26. compatible = "ti,omap5430-timer";
  27. reg = <0x0 0x40400000 0x0 0x80>;
  28. ti,timer-alwon;
  29. clock-frequency = <25000000>;
  30. u-boot,dm-spl;
  31. };
  32. };
  33. &secure_proxy_main {
  34. u-boot,dm-spl;
  35. };
  36. &dmsc {
  37. u-boot,dm-spl;
  38. k3_sysreset: sysreset-controller {
  39. compatible = "ti,sci-sysreset";
  40. u-boot,dm-spl;
  41. };
  42. };
  43. &k3_pds {
  44. u-boot,dm-spl;
  45. };
  46. &k3_clks {
  47. u-boot,dm-spl;
  48. };
  49. &k3_reset {
  50. u-boot,dm-spl;
  51. };
  52. &wkup_pmx0 {
  53. u-boot,dm-spl;
  54. };
  55. &main_pmx0 {
  56. u-boot,dm-spl;
  57. };
  58. &main_uart0 {
  59. u-boot,dm-spl;
  60. };
  61. &mcu_uart0 {
  62. u-boot,dm-spl;
  63. };
  64. &main_sdhci0 {
  65. u-boot,dm-spl;
  66. };
  67. &main_sdhci1 {
  68. u-boot,dm-spl;
  69. };
  70. &wkup_i2c0_pins_default {
  71. u-boot,dm-spl;
  72. };
  73. &wkup_i2c0 {
  74. u-boot,dm-spl;
  75. };
  76. &main_i2c0 {
  77. u-boot,dm-spl;
  78. };
  79. &main_i2c0_pins_default {
  80. u-boot,dm-spl;
  81. };
  82. &exp2 {
  83. u-boot,dm-spl;
  84. };
  85. &mcu_cpsw {
  86. reg = <0x0 0x46000000 0x0 0x200000>,
  87. <0x0 0x40f00200 0x0 0x8>;
  88. reg-names = "cpsw_nuss", "mac_efuse";
  89. cpsw-phy-sel@40f04040 {
  90. compatible = "ti,am654-cpsw-phy-sel";
  91. reg= <0x0 0x40f04040 0x0 0x4>;
  92. reg-names = "gmii-sel";
  93. };
  94. };
  95. &main_usbss0_pins_default {
  96. u-boot,dm-spl;
  97. };
  98. &usbss0 {
  99. u-boot,dm-spl;
  100. ti,usb2-only;
  101. };
  102. &usb0 {
  103. dr_mode = "peripheral";
  104. u-boot,dm-spl;
  105. };
  106. &wkup_gpio_pins_default {
  107. u-boot,dm-spl;
  108. };
  109. &wkup_gpio0 {
  110. u-boot,dm-spl;
  111. };
  112. &mcu_fss0_hpb0_pins_default {
  113. u-boot,dm-spl;
  114. };
  115. &fss {
  116. u-boot,dm-spl;
  117. };
  118. &hbmc {
  119. u-boot,dm-spl;
  120. flash@0,0 {
  121. u-boot,dm-spl;
  122. };
  123. };
  124. &hbmc_mux {
  125. u-boot,dm-spl;
  126. };