am335x-icev2.dts 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488
  1. /*
  2. * Copyright (C) 2016 Texas Instruments Incorporated - http://www.ti.com/
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /*
  9. * AM335x ICE V2 board
  10. * http://www.ti.com/tool/tmdsice3359
  11. */
  12. /dts-v1/;
  13. #include "am33xx.dtsi"
  14. / {
  15. model = "TI AM3359 ICE-V2";
  16. compatible = "ti,am3359-icev2", "ti,am33xx";
  17. chosen {
  18. stdout-path = &uart3;
  19. tick-timer = &timer2;
  20. };
  21. memory {
  22. device_type = "memory";
  23. reg = <0x80000000 0x10000000>; /* 256 MB */
  24. };
  25. vbat: fixedregulator@0 {
  26. compatible = "regulator-fixed";
  27. regulator-name = "vbat";
  28. regulator-min-microvolt = <5000000>;
  29. regulator-max-microvolt = <5000000>;
  30. regulator-boot-on;
  31. };
  32. vtt_fixed: fixedregulator@1 {
  33. compatible = "regulator-fixed";
  34. regulator-name = "vtt";
  35. regulator-min-microvolt = <1500000>;
  36. regulator-max-microvolt = <1500000>;
  37. gpio = <&gpio0 18 GPIO_ACTIVE_HIGH>;
  38. regulator-always-on;
  39. regulator-boot-on;
  40. enable-active-high;
  41. };
  42. leds@0 {
  43. compatible = "gpio-leds";
  44. led@0 {
  45. label = "out0";
  46. gpios = <&tpic2810 0 GPIO_ACTIVE_HIGH>;
  47. default-state = "off";
  48. };
  49. led@1 {
  50. label = "out1";
  51. gpios = <&tpic2810 1 GPIO_ACTIVE_HIGH>;
  52. default-state = "off";
  53. };
  54. led@2 {
  55. label = "out2";
  56. gpios = <&tpic2810 2 GPIO_ACTIVE_HIGH>;
  57. default-state = "off";
  58. };
  59. led@3 {
  60. label = "out3";
  61. gpios = <&tpic2810 3 GPIO_ACTIVE_HIGH>;
  62. default-state = "off";
  63. };
  64. led@4 {
  65. label = "out4";
  66. gpios = <&tpic2810 4 GPIO_ACTIVE_HIGH>;
  67. default-state = "off";
  68. };
  69. led@5 {
  70. label = "out5";
  71. gpios = <&tpic2810 5 GPIO_ACTIVE_HIGH>;
  72. default-state = "off";
  73. };
  74. led@6 {
  75. label = "out6";
  76. gpios = <&tpic2810 6 GPIO_ACTIVE_HIGH>;
  77. default-state = "off";
  78. };
  79. led@7 {
  80. label = "out7";
  81. gpios = <&tpic2810 7 GPIO_ACTIVE_HIGH>;
  82. default-state = "off";
  83. };
  84. };
  85. /* Tricolor status LEDs */
  86. leds@1 {
  87. compatible = "gpio-leds";
  88. pinctrl-names = "default";
  89. pinctrl-0 = <&user_leds>;
  90. led@0 {
  91. label = "status0:red:cpu0";
  92. gpios = <&gpio0 17 GPIO_ACTIVE_HIGH>;
  93. default-state = "off";
  94. linux,default-trigger = "cpu0";
  95. };
  96. led@1 {
  97. label = "status0:green:usr";
  98. gpios = <&gpio0 16 GPIO_ACTIVE_HIGH>;
  99. default-state = "off";
  100. };
  101. led@2 {
  102. label = "status0:yellow:usr";
  103. gpios = <&gpio3 9 GPIO_ACTIVE_HIGH>;
  104. default-state = "off";
  105. };
  106. led@3 {
  107. label = "status1:red:mmc0";
  108. gpios = <&gpio1 30 GPIO_ACTIVE_HIGH>;
  109. default-state = "off";
  110. linux,default-trigger = "mmc0";
  111. };
  112. led@4 {
  113. label = "status1:green:usr";
  114. gpios = <&gpio0 20 GPIO_ACTIVE_HIGH>;
  115. default-state = "off";
  116. };
  117. led@5 {
  118. label = "status1:yellow:usr";
  119. gpios = <&gpio0 19 GPIO_ACTIVE_HIGH>;
  120. default-state = "off";
  121. };
  122. };
  123. };
  124. &am33xx_pinmux {
  125. user_leds: user_leds {
  126. pinctrl-single,pins = <
  127. AM33XX_IOPAD(0x91c, PIN_OUTPUT | MUX_MODE7) /* (J18) gmii1_txd3.gpio0[16] */
  128. AM33XX_IOPAD(0x920, PIN_OUTPUT | MUX_MODE7) /* (K15) gmii1_txd2.gpio0[17] */
  129. AM33XX_IOPAD(0x9b0, PIN_OUTPUT | MUX_MODE7) /* (A15) xdma_event_intr0.gpio0[19] */
  130. AM33XX_IOPAD(0x9b4, PIN_OUTPUT | MUX_MODE7) /* (D14) xdma_event_intr1.gpio0[20] */
  131. AM33XX_IOPAD(0x880, PIN_OUTPUT | MUX_MODE7) /* (U9) gpmc_csn1.gpio1[30] */
  132. AM33XX_IOPAD(0x92c, PIN_OUTPUT | MUX_MODE7) /* (K18) gmii1_txclk.gpio3[9] */
  133. >;
  134. };
  135. mmc0_pins_default: mmc0_pins_default {
  136. pinctrl-single,pins = <
  137. AM33XX_IOPAD(0x8f0, PIN_INPUT_PULLUP | MUX_MODE0) /* (F17) mmc0_dat3.mmc0_dat3 */
  138. AM33XX_IOPAD(0x8f4, PIN_INPUT_PULLUP | MUX_MODE0) /* (F18) mmc0_dat2.mmc0_dat2 */
  139. AM33XX_IOPAD(0x8f8, PIN_INPUT_PULLUP | MUX_MODE0) /* (G15) mmc0_dat1.mmc0_dat1 */
  140. AM33XX_IOPAD(0x8fc, PIN_INPUT_PULLUP | MUX_MODE0) /* (G16) mmc0_dat0.mmc0_dat0 */
  141. AM33XX_IOPAD(0x900, PIN_INPUT_PULLUP | MUX_MODE0) /* (G17) mmc0_clk.mmc0_clk */
  142. AM33XX_IOPAD(0x904, PIN_INPUT_PULLUP | MUX_MODE0) /* (G18) mmc0_cmd.mmc0_cmd */
  143. AM33XX_IOPAD(0x960, PIN_INPUT_PULLUP | MUX_MODE5) /* (C15) spi0_cs1.mmc0_sdcd */
  144. >;
  145. };
  146. i2c0_pins_default: i2c0_pins_default {
  147. pinctrl-single,pins = <
  148. AM33XX_IOPAD(0x988, PIN_INPUT | MUX_MODE0) /* (C17) I2C0_SDA.I2C0_SDA */
  149. AM33XX_IOPAD(0x98c, PIN_INPUT | MUX_MODE0) /* (C16) I2C0_SCL.I2C0_SCL */
  150. >;
  151. };
  152. spi0_pins_default: spi0_pins_default {
  153. pinctrl-single,pins = <
  154. AM33XX_IOPAD(0x950, PIN_INPUT_PULLUP | MUX_MODE0) /* (A17) spi0_sclk.spi0_sclk */
  155. AM33XX_IOPAD(0x954, PIN_INPUT_PULLUP | MUX_MODE0) /* (B17) spi0_d0.spi0_d0 */
  156. AM33XX_IOPAD(0x958, PIN_INPUT_PULLUP | MUX_MODE0) /* (B16) spi0_d1.spi0_d1 */
  157. AM33XX_IOPAD(0x95c, PIN_INPUT_PULLUP | MUX_MODE0) /* (A16) spi0_cs0.spi0_cs0 */
  158. >;
  159. };
  160. uart3_pins_default: uart3_pins_default {
  161. pinctrl-single,pins = <
  162. AM33XX_IOPAD(0x934, PIN_INPUT_PULLUP | MUX_MODE1) /* (L17) gmii1_rxd3.uart3_rxd */
  163. AM33XX_IOPAD(0x938, PIN_OUTPUT_PULLUP | MUX_MODE1) /* (L16) gmii1_rxd2.uart3_txd */
  164. >;
  165. };
  166. cpsw_default: cpsw_default {
  167. pinctrl-single,pins = <
  168. /* Slave 1, RMII mode */
  169. AM33XX_IOPAD(0x90c, (PIN_INPUT_PULLUP | MUX_MODE1)) /* mii1_crs.rmii1_crs_dv */
  170. AM33XX_IOPAD(0x944, (PIN_INPUT_PULLUP | MUX_MODE0)) /* rmii1_refclk.rmii1_refclk */
  171. AM33XX_IOPAD(0x940, (PIN_INPUT_PULLUP | MUX_MODE1)) /* mii1_rxd0.rmii1_rxd0 */
  172. AM33XX_IOPAD(0x93c, (PIN_INPUT_PULLUP | MUX_MODE1)) /* mii1_rxd1.rmii1_rxd1 */
  173. AM33XX_IOPAD(0x910, (PIN_INPUT_PULLUP | MUX_MODE1)) /* mii1_rxerr.rmii1_rxerr */
  174. AM33XX_IOPAD(0x928, (PIN_OUTPUT_PULLDOWN | MUX_MODE1)) /* mii1_txd0.rmii1_txd0 */
  175. AM33XX_IOPAD(0x924, (PIN_OUTPUT_PULLDOWN | MUX_MODE1)) /* mii1_txd1.rmii1_txd1 */
  176. AM33XX_IOPAD(0x914, (PIN_OUTPUT_PULLDOWN | MUX_MODE1)) /* mii1_txen.rmii1_txen */
  177. /* Slave 2, RMII mode */
  178. AM33XX_IOPAD(0x870, (PIN_INPUT_PULLUP | MUX_MODE3)) /* gpmc_wait0.rmii2_crs_dv */
  179. AM33XX_IOPAD(0x908, (PIN_INPUT_PULLUP | MUX_MODE1)) /* mii1_col.rmii2_refclk */
  180. AM33XX_IOPAD(0x86c, (PIN_INPUT_PULLUP | MUX_MODE3)) /* gpmc_a11.rmii2_rxd0 */
  181. AM33XX_IOPAD(0x868, (PIN_INPUT_PULLUP | MUX_MODE3)) /* gpmc_a10.rmii2_rxd1 */
  182. AM33XX_IOPAD(0x874, (PIN_INPUT_PULLUP | MUX_MODE3)) /* gpmc_wpn.rmii2_rxerr */
  183. AM33XX_IOPAD(0x854, (PIN_OUTPUT_PULLDOWN | MUX_MODE3)) /* gpmc_a5.rmii2_txd0 */
  184. AM33XX_IOPAD(0x850, (PIN_OUTPUT_PULLDOWN | MUX_MODE3)) /* gpmc_a4.rmii2_txd1 */
  185. AM33XX_IOPAD(0x840, (PIN_OUTPUT_PULLDOWN | MUX_MODE3)) /* gpmc_a0.rmii2_txen */
  186. >;
  187. };
  188. cpsw_sleep: cpsw_sleep {
  189. pinctrl-single,pins = <
  190. /* Slave 1 reset value */
  191. AM33XX_IOPAD(0x90c, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  192. AM33XX_IOPAD(0x944, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  193. AM33XX_IOPAD(0x940, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  194. AM33XX_IOPAD(0x93c, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  195. AM33XX_IOPAD(0x910, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  196. AM33XX_IOPAD(0x928, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  197. AM33XX_IOPAD(0x924, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  198. AM33XX_IOPAD(0x914, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  199. /* Slave 2 reset value */
  200. AM33XX_IOPAD(0x870, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  201. AM33XX_IOPAD(0x908, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  202. AM33XX_IOPAD(0x86c, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  203. AM33XX_IOPAD(0x868, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  204. AM33XX_IOPAD(0x874, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  205. AM33XX_IOPAD(0x854, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  206. AM33XX_IOPAD(0x850, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  207. AM33XX_IOPAD(0x840, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  208. >;
  209. };
  210. davinci_mdio_default: davinci_mdio_default {
  211. pinctrl-single,pins = <
  212. /* MDIO */
  213. AM33XX_IOPAD(0x948, (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0)) /* mdio_data.mdio_data */
  214. AM33XX_IOPAD(0x94c, (PIN_OUTPUT_PULLUP | MUX_MODE0)) /* mdio_clk.mdio_clk */
  215. >;
  216. };
  217. davinci_mdio_sleep: davinci_mdio_sleep {
  218. pinctrl-single,pins = <
  219. /* MDIO reset value */
  220. AM33XX_IOPAD(0x948, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  221. AM33XX_IOPAD(0x94c, (PIN_INPUT_PULLDOWN | MUX_MODE7))
  222. >;
  223. };
  224. };
  225. &i2c0 {
  226. pinctrl-names = "default";
  227. pinctrl-0 = <&i2c0_pins_default>;
  228. status = "okay";
  229. clock-frequency = <400000>;
  230. tps: power-controller@2d {
  231. reg = <0x2d>;
  232. };
  233. tpic2810: gpio@60 {
  234. compatible = "ti,tpic2810";
  235. reg = <0x60>;
  236. gpio-controller;
  237. #gpio-cells = <2>;
  238. };
  239. };
  240. #include "tps65910.dtsi"
  241. &tps {
  242. vcc1-supply = <&vbat>;
  243. vcc2-supply = <&vbat>;
  244. vcc3-supply = <&vbat>;
  245. vcc4-supply = <&vbat>;
  246. vcc5-supply = <&vbat>;
  247. vcc6-supply = <&vbat>;
  248. vcc7-supply = <&vbat>;
  249. vccio-supply = <&vbat>;
  250. regulators {
  251. vrtc_reg: regulator@0 {
  252. regulator-always-on;
  253. };
  254. vio_reg: regulator@1 {
  255. regulator-always-on;
  256. };
  257. vdd1_reg: regulator@2 {
  258. regulator-name = "vdd_mpu";
  259. regulator-min-microvolt = <912500>;
  260. regulator-max-microvolt = <1326000>;
  261. regulator-boot-on;
  262. regulator-always-on;
  263. };
  264. vdd2_reg: regulator@3 {
  265. regulator-name = "vdd_core";
  266. regulator-min-microvolt = <912500>;
  267. regulator-max-microvolt = <1144000>;
  268. regulator-boot-on;
  269. regulator-always-on;
  270. };
  271. vdd3_reg: regulator@4 {
  272. regulator-always-on;
  273. };
  274. vdig1_reg: regulator@5 {
  275. regulator-always-on;
  276. };
  277. vdig2_reg: regulator@6 {
  278. regulator-always-on;
  279. };
  280. vpll_reg: regulator@7 {
  281. regulator-always-on;
  282. };
  283. vdac_reg: regulator@8 {
  284. regulator-always-on;
  285. };
  286. vaux1_reg: regulator@9 {
  287. regulator-always-on;
  288. };
  289. vaux2_reg: regulator@10 {
  290. regulator-always-on;
  291. };
  292. vaux33_reg: regulator@11 {
  293. regulator-always-on;
  294. };
  295. vmmc_reg: regulator@12 {
  296. regulator-min-microvolt = <1800000>;
  297. regulator-max-microvolt = <3300000>;
  298. regulator-always-on;
  299. };
  300. };
  301. };
  302. &mmc1 {
  303. status = "okay";
  304. vmmc-supply = <&vmmc_reg>;
  305. bus-width = <4>;
  306. pinctrl-names = "default";
  307. pinctrl-0 = <&mmc0_pins_default>;
  308. };
  309. &gpio0 {
  310. /* Do not idle the GPIO used for holding the VTT regulator */
  311. ti,no-reset-on-init;
  312. ti,no-idle-on-init;
  313. p7 {
  314. gpio-hog;
  315. gpios = <7 GPIO_ACTIVE_HIGH>;
  316. output-high;
  317. line-name = "FET_SWITCH_CTRL";
  318. };
  319. };
  320. &uart3 {
  321. pinctrl-names = "default";
  322. pinctrl-0 = <&uart3_pins_default>;
  323. status = "okay";
  324. };
  325. &gpio3 {
  326. p4 {
  327. gpio-hog;
  328. gpios = <4 GPIO_ACTIVE_HIGH>;
  329. output-high;
  330. line-name = "PR1_MII_CTRL";
  331. };
  332. p10 {
  333. gpio-hog;
  334. gpios = <10 GPIO_ACTIVE_HIGH>;
  335. output-high;
  336. line-name = "MUX_MII_CTRL";
  337. };
  338. };
  339. &cpsw_emac0 {
  340. phy-handle = <&ethphy0>;
  341. phy-mode = "rmii";
  342. dual_emac_res_vlan = <1>;
  343. };
  344. &cpsw_emac1 {
  345. phy-handle = <&ethphy1>;
  346. phy-mode = "rmii";
  347. dual_emac_res_vlan = <2>;
  348. };
  349. &mac {
  350. pinctrl-names = "default", "sleep";
  351. pinctrl-0 = <&cpsw_default>;
  352. pinctrl-1 = <&cpsw_sleep>;
  353. status = "okay";
  354. dual_emac;
  355. };
  356. &phy_sel {
  357. rmii-clock-ext;
  358. };
  359. &davinci_mdio {
  360. pinctrl-names = "default", "sleep";
  361. pinctrl-0 = <&davinci_mdio_default>;
  362. pinctrl-1 = <&davinci_mdio_sleep>;
  363. status = "okay";
  364. reset-gpios = <&gpio2 5 GPIO_ACTIVE_LOW>;
  365. reset-delay-us = <2>; /* PHY datasheet states 1uS min */
  366. ethphy0: ethernet-phy@1 {
  367. reg = <1>;
  368. };
  369. ethphy1: ethernet-phy@3 {
  370. reg = <3>;
  371. };
  372. };
  373. &spi0 {
  374. status = "okay";
  375. pinctrl-names = "default";
  376. pinctrl-0 = <&spi0_pins_default>;
  377. sn65hvs882@1 {
  378. compatible = "pisosr-gpio";
  379. gpio-controller;
  380. #gpio-cells = <2>;
  381. load-gpios = <&gpio3 18 GPIO_ACTIVE_LOW>;
  382. reg = <1>;
  383. spi-max-frequency = <1000000>;
  384. spi-cpol;
  385. };
  386. spi_nor: flash@0 {
  387. #address-cells = <1>;
  388. #size-cells = <1>;
  389. compatible = "winbond,w25q64", "jedec,spi-nor";
  390. spi-max-frequency = <80000000>;
  391. m25p,fast-read;
  392. reg = <0>;
  393. partition@0 {
  394. label = "u-boot-spl";
  395. reg = <0x0 0x80000>;
  396. read-only;
  397. };
  398. partition@1 {
  399. label = "u-boot";
  400. reg = <0x80000 0x100000>;
  401. read-only;
  402. };
  403. partition@2 {
  404. label = "u-boot-env";
  405. reg = <0x180000 0x20000>;
  406. read-only;
  407. };
  408. partition@3 {
  409. label = "misc";
  410. reg = <0x1A0000 0x660000>;
  411. };
  412. };
  413. };