cache.c 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2016 Vladimir Zapolskiy <vz@mleia.com>
  4. * (C) Copyright 2007 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
  5. */
  6. #include <common.h>
  7. #include <command.h>
  8. #include <cpu_func.h>
  9. #include <asm/cache.h>
  10. #include <asm/io.h>
  11. #include <asm/processor.h>
  12. #include <asm/system.h>
  13. #define CACHE_VALID 1
  14. #define CACHE_UPDATED 2
  15. static inline void cache_wback_all(void)
  16. {
  17. unsigned long addr, data, i, j;
  18. for (i = 0; i < CACHE_OC_NUM_ENTRIES; i++) {
  19. for (j = 0; j < CACHE_OC_NUM_WAYS; j++) {
  20. addr = CACHE_OC_ADDRESS_ARRAY
  21. | (j << CACHE_OC_WAY_SHIFT)
  22. | (i << CACHE_OC_ENTRY_SHIFT);
  23. data = inl(addr);
  24. if (data & CACHE_UPDATED) {
  25. data &= ~CACHE_UPDATED;
  26. outl(data, addr);
  27. }
  28. }
  29. }
  30. }
  31. #define CACHE_ENABLE 0
  32. #define CACHE_DISABLE 1
  33. static int cache_control(unsigned int cmd)
  34. {
  35. unsigned long ccr;
  36. jump_to_P2();
  37. ccr = inl(CCR);
  38. if (ccr & CCR_CACHE_ENABLE)
  39. cache_wback_all();
  40. if (cmd == CACHE_DISABLE)
  41. outl(CCR_CACHE_STOP, CCR);
  42. else
  43. outl(CCR_CACHE_INIT, CCR);
  44. back_to_P1();
  45. return 0;
  46. }
  47. void flush_dcache_range(unsigned long start, unsigned long end)
  48. {
  49. u32 v;
  50. start &= ~(L1_CACHE_BYTES - 1);
  51. for (v = start; v < end; v += L1_CACHE_BYTES) {
  52. asm volatile ("ocbp %0" : /* no output */
  53. : "m" (__m(v)));
  54. }
  55. }
  56. void invalidate_dcache_range(unsigned long start, unsigned long end)
  57. {
  58. u32 v;
  59. start &= ~(L1_CACHE_BYTES - 1);
  60. for (v = start; v < end; v += L1_CACHE_BYTES) {
  61. asm volatile ("ocbi %0" : /* no output */
  62. : "m" (__m(v)));
  63. }
  64. }
  65. void flush_cache(unsigned long addr, unsigned long size)
  66. {
  67. flush_dcache_range(addr , addr + size);
  68. }
  69. void icache_enable(void)
  70. {
  71. cache_control(CACHE_ENABLE);
  72. }
  73. void icache_disable(void)
  74. {
  75. cache_control(CACHE_DISABLE);
  76. }
  77. int icache_status(void)
  78. {
  79. return 0;
  80. }
  81. void dcache_enable(void)
  82. {
  83. }
  84. void dcache_disable(void)
  85. {
  86. }
  87. int dcache_status(void)
  88. {
  89. return 0;
  90. }