p1022_serdes.c 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2010 Freescale Semiconductor, Inc.
  4. * Author: Timur Tabi <timur@freescale.com>
  5. */
  6. #include <config.h>
  7. #include <common.h>
  8. #include <log.h>
  9. #include <asm/io.h>
  10. #include <asm/immap_85xx.h>
  11. #include <asm/fsl_serdes.h>
  12. #define SRDS1_MAX_LANES 4
  13. #define SRDS2_MAX_LANES 2
  14. static u32 serdes1_prtcl_map, serdes2_prtcl_map;
  15. static const u8 serdes1_cfg_tbl[][SRDS1_MAX_LANES] = {
  16. [0x00] = {NONE, NONE, NONE, NONE},
  17. [0x01] = {NONE, NONE, NONE, NONE},
  18. [0x02] = {NONE, NONE, NONE, NONE},
  19. [0x03] = {NONE, NONE, NONE, NONE},
  20. [0x04] = {NONE, NONE, NONE, NONE},
  21. [0x06] = {PCIE1, PCIE3, SGMII_TSEC1, PCIE2},
  22. [0x07] = {PCIE1, PCIE3, SGMII_TSEC1, PCIE2},
  23. [0x09] = {PCIE1, NONE, NONE, NONE},
  24. [0x0a] = {PCIE1, PCIE3, SGMII_TSEC1, SGMII_TSEC2},
  25. [0x0b] = {PCIE1, PCIE3, SGMII_TSEC1, SGMII_TSEC2},
  26. [0x0d] = {PCIE1, PCIE1, SGMII_TSEC1, SGMII_TSEC2},
  27. [0x0e] = {PCIE1, PCIE1, SGMII_TSEC1, SGMII_TSEC2},
  28. [0x0f] = {PCIE1, PCIE1, SGMII_TSEC1, SGMII_TSEC2},
  29. [0x15] = {PCIE1, PCIE3, PCIE2, PCIE2},
  30. [0x16] = {PCIE1, PCIE3, PCIE2, PCIE2},
  31. [0x17] = {PCIE1, PCIE3, PCIE2, PCIE2},
  32. [0x18] = {PCIE1, PCIE1, PCIE2, PCIE2},
  33. [0x19] = {PCIE1, PCIE1, PCIE2, PCIE2},
  34. [0x1a] = {PCIE1, PCIE1, PCIE2, PCIE2},
  35. [0x1b] = {PCIE1, PCIE1, PCIE2, PCIE2},
  36. [0x1c] = {PCIE1, PCIE1, PCIE1, PCIE1},
  37. [0x1d] = {PCIE1, PCIE1, PCIE2, PCIE2},
  38. [0x1e] = {PCIE1, PCIE1, PCIE2, PCIE2},
  39. [0x1f] = {PCIE1, PCIE1, PCIE2, PCIE2},
  40. };
  41. static const u8 serdes2_cfg_tbl[][SRDS2_MAX_LANES] = {
  42. [0x00] = {PCIE3, PCIE3},
  43. [0x01] = {PCIE2, PCIE3},
  44. [0x02] = {SATA1, SATA2},
  45. [0x03] = {SGMII_TSEC1, SGMII_TSEC2},
  46. [0x04] = {NONE, NONE},
  47. [0x06] = {SATA1, SATA2},
  48. [0x07] = {NONE, NONE},
  49. [0x09] = {PCIE3, PCIE2},
  50. [0x0a] = {SATA1, SATA2},
  51. [0x0b] = {NONE, NONE},
  52. [0x0d] = {PCIE3, PCIE2},
  53. [0x0e] = {SATA1, SATA2},
  54. [0x0f] = {NONE, NONE},
  55. [0x15] = {SGMII_TSEC1, SGMII_TSEC2},
  56. [0x16] = {SATA1, SATA2},
  57. [0x17] = {NONE, NONE},
  58. [0x18] = {PCIE3, PCIE3},
  59. [0x19] = {SGMII_TSEC1, SGMII_TSEC2},
  60. [0x1a] = {SATA1, SATA2},
  61. [0x1b] = {NONE, NONE},
  62. [0x1c] = {PCIE3, PCIE3},
  63. [0x1d] = {SGMII_TSEC1, SGMII_TSEC2},
  64. [0x1e] = {SATA1, SATA2},
  65. [0x1f] = {NONE, NONE},
  66. };
  67. int is_serdes_configured(enum srds_prtcl device)
  68. {
  69. int ret;
  70. if (!(serdes1_prtcl_map & (1 << NONE)))
  71. fsl_serdes_init();
  72. ret = (1 << device) & serdes1_prtcl_map;
  73. if (ret)
  74. return ret;
  75. if (!(serdes2_prtcl_map & (1 << NONE)))
  76. fsl_serdes_init();
  77. return (1 << device) & serdes2_prtcl_map;
  78. }
  79. void fsl_serdes_init(void)
  80. {
  81. ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
  82. u32 pordevsr = in_be32(&gur->pordevsr);
  83. u32 srds_cfg = (pordevsr & MPC85xx_PORDEVSR_IO_SEL) >>
  84. MPC85xx_PORDEVSR_IO_SEL_SHIFT;
  85. int lane;
  86. if (serdes1_prtcl_map & (1 << NONE) &&
  87. serdes2_prtcl_map & (1 << NONE))
  88. return;
  89. debug("PORDEVSR[IO_SEL_SRDS] = %x\n", srds_cfg);
  90. if (srds_cfg >= ARRAY_SIZE(serdes1_cfg_tbl)) {
  91. printf("Invalid PORDEVSR[IO_SEL_SRDS] = %d\n", srds_cfg);
  92. return;
  93. }
  94. for (lane = 0; lane < SRDS1_MAX_LANES; lane++) {
  95. enum srds_prtcl lane_prtcl = serdes1_cfg_tbl[srds_cfg][lane];
  96. serdes1_prtcl_map |= (1 << lane_prtcl);
  97. }
  98. /* Set the first bit to indicate serdes has been initialized */
  99. serdes1_prtcl_map |= (1 << NONE);
  100. if (srds_cfg >= ARRAY_SIZE(serdes2_cfg_tbl)) {
  101. printf("Invalid PORDEVSR[IO_SEL_SRDS] = %d\n", srds_cfg);
  102. return;
  103. }
  104. for (lane = 0; lane < SRDS2_MAX_LANES; lane++) {
  105. enum srds_prtcl lane_prtcl = serdes2_cfg_tbl[srds_cfg][lane];
  106. serdes2_prtcl_map |= (1 << lane_prtcl);
  107. }
  108. /* Set the first bit to indicate serdes has been initialized */
  109. serdes2_prtcl_map |= (1 << NONE);
  110. }