mpc8572_serdes.c 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2010 Freescale Semiconductor, Inc.
  4. */
  5. #include <config.h>
  6. #include <common.h>
  7. #include <log.h>
  8. #include <asm/io.h>
  9. #include <asm/immap_85xx.h>
  10. #include <asm/fsl_serdes.h>
  11. #define SRDS1_MAX_LANES 8
  12. static u32 serdes1_prtcl_map;
  13. static u8 serdes1_cfg_tbl[][SRDS1_MAX_LANES] = {
  14. [0x2] = {PCIE1, PCIE1, PCIE1, PCIE1, NONE, NONE, NONE, NONE},
  15. [0x3] = {PCIE1, PCIE1, PCIE1, PCIE1, PCIE2, PCIE2, PCIE2, PCIE2},
  16. [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
  17. [0x7] = {PCIE1, PCIE1, PCIE1, PCIE1, PCIE2, PCIE2, PCIE3, PCIE3},
  18. [0xb] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1},
  19. [0xc] = {PCIE1, PCIE1, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1},
  20. [0xd] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
  21. [0xe] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
  22. [0xf] = {PCIE1, PCIE1, PCIE1, PCIE1, PCIE1, PCIE1, PCIE1, PCIE1},
  23. };
  24. int is_serdes_configured(enum srds_prtcl prtcl)
  25. {
  26. if (!(serdes1_prtcl_map & (1 << NONE)))
  27. fsl_serdes_init();
  28. return (1 << prtcl) & serdes1_prtcl_map;
  29. }
  30. void fsl_serdes_init(void)
  31. {
  32. ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
  33. u32 pordevsr = in_be32(&gur->pordevsr);
  34. u32 srds_cfg = (pordevsr & MPC85xx_PORDEVSR_IO_SEL) >>
  35. MPC85xx_PORDEVSR_IO_SEL_SHIFT;
  36. int lane;
  37. if (serdes1_prtcl_map & (1 << NONE))
  38. return;
  39. debug("PORDEVSR[IO_SEL_SRDS] = %x\n", srds_cfg);
  40. if (srds_cfg >= ARRAY_SIZE(serdes1_cfg_tbl)) {
  41. printf("Invalid PORDEVSR[IO_SEL_SRDS] = %d\n", srds_cfg);
  42. return;
  43. }
  44. for (lane = 0; lane < SRDS1_MAX_LANES; lane++) {
  45. enum srds_prtcl lane_prtcl = serdes1_cfg_tbl[srds_cfg][lane];
  46. serdes1_prtcl_map |= (1 << lane_prtcl);
  47. }
  48. if (!(pordevsr & MPC85xx_PORDEVSR_SGMII1_DIS))
  49. serdes1_prtcl_map |= (1 << SGMII_TSEC1);
  50. if (!(pordevsr & MPC85xx_PORDEVSR_SGMII2_DIS))
  51. serdes1_prtcl_map |= (1 << SGMII_TSEC2);
  52. if (!(pordevsr & MPC85xx_PORDEVSR_SGMII3_DIS))
  53. serdes1_prtcl_map |= (1 << SGMII_TSEC3);
  54. if (!(pordevsr & MPC85xx_PORDEVSR_SGMII4_DIS))
  55. serdes1_prtcl_map |= (1 << SGMII_TSEC4);
  56. /* Set the first bit to indicate serdes has been initialized */
  57. serdes1_prtcl_map |= (1 << NONE);
  58. }