c29x_serdes.c 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2013 Freescale Semiconductor, Inc.
  4. */
  5. #include <config.h>
  6. #include <common.h>
  7. #include <log.h>
  8. #include <asm/io.h>
  9. #include <asm/immap_85xx.h>
  10. #include <asm/fsl_serdes.h>
  11. #define SRDS1_MAX_LANES 4
  12. static u32 serdes1_prtcl_map;
  13. struct serdes_config {
  14. u32 protocol;
  15. u8 lanes[SRDS1_MAX_LANES];
  16. };
  17. static const struct serdes_config serdes1_cfg_tbl[] = {
  18. /* SerDes 1 */
  19. {1, {PCIE1, PCIE1, PCIE1, PCIE1} },
  20. {2, {PCIE1, PCIE1, PCIE1, PCIE1} },
  21. {3, {PCIE1, PCIE1, NONE, NONE} },
  22. {4, {PCIE1, PCIE1, NONE, NONE} },
  23. {5, {PCIE1, NONE, NONE, NONE} },
  24. {6, {PCIE1, NONE, NONE, NONE} },
  25. {}
  26. };
  27. int is_serdes_configured(enum srds_prtcl device)
  28. {
  29. if (!(serdes1_prtcl_map & (1 << NONE)))
  30. fsl_serdes_init();
  31. return (1 << device) & serdes1_prtcl_map;
  32. }
  33. void fsl_serdes_init(void)
  34. {
  35. ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
  36. u32 pordevsr = in_be32(&gur->pordevsr);
  37. u32 srds_cfg = (pordevsr & MPC85xx_PORDEVSR_IO_SEL) >>
  38. MPC85xx_PORDEVSR_IO_SEL_SHIFT;
  39. const struct serdes_config *ptr;
  40. int lane;
  41. if (serdes1_prtcl_map & (1 << NONE))
  42. return;
  43. debug("PORDEVSR[IO_SEL_SRDS] = %x\n", srds_cfg);
  44. if (srds_cfg > ARRAY_SIZE(serdes1_cfg_tbl)) {
  45. printf("Invalid PORDEVSR[IO_SEL_SRDS] = %d\n", srds_cfg);
  46. return;
  47. }
  48. ptr = &serdes1_cfg_tbl[srds_cfg];
  49. if (!ptr->protocol)
  50. return;
  51. for (lane = 0; lane < SRDS1_MAX_LANES; lane++) {
  52. enum srds_prtcl lane_prtcl = ptr->lanes[lane];
  53. serdes1_prtcl_map |= (1 << lane_prtcl);
  54. }
  55. /* Set the first bit to indicate serdes has been initialized */
  56. serdes1_prtcl_map |= (1 << NONE);
  57. }