sata.c 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * TI SATA platform driver
  4. *
  5. * (C) Copyright 2013
  6. * Texas Instruments, <www.ti.com>
  7. */
  8. #include <common.h>
  9. #include <ahci.h>
  10. #include <scsi.h>
  11. #include <asm/arch/clock.h>
  12. #include <asm/arch/sata.h>
  13. #include <sata.h>
  14. #include <asm/io.h>
  15. #include "pipe3-phy.h"
  16. static struct pipe3_dpll_map dpll_map_sata[] = {
  17. {12000000, {1000, 7, 4, 6, 0} }, /* 12 MHz */
  18. {16800000, {714, 7, 4, 6, 0} }, /* 16.8 MHz */
  19. {19200000, {625, 7, 4, 6, 0} }, /* 19.2 MHz */
  20. {20000000, {600, 7, 4, 6, 0} }, /* 20 MHz */
  21. {26000000, {461, 7, 4, 6, 0} }, /* 26 MHz */
  22. {38400000, {312, 7, 4, 6, 0} }, /* 38.4 MHz */
  23. { }, /* Terminator */
  24. };
  25. struct omap_pipe3 sata_phy = {
  26. .pll_ctrl_base = (void __iomem *)TI_SATA_PLLCTRL_BASE,
  27. /* .power_reg is updated at runtime */
  28. .dpll_map = dpll_map_sata,
  29. };
  30. int init_sata(int dev)
  31. {
  32. int ret;
  33. u32 val;
  34. sata_phy.power_reg = (void __iomem *)(*ctrl)->control_phy_power_sata;
  35. /* Power up the PHY */
  36. phy_pipe3_power_on(&sata_phy);
  37. /* Enable SATA module, No Idle, No Standby */
  38. val = TI_SATA_IDLE_NO | TI_SATA_STANDBY_NO;
  39. writel(val, TI_SATA_WRAPPER_BASE + TI_SATA_SYSCONFIG);
  40. ret = ahci_init((void __iomem *)DWC_AHSATA_BASE);
  41. return ret;
  42. }
  43. int reset_sata(int dev)
  44. {
  45. return 0;
  46. }
  47. /* On OMAP platforms SATA provides the SCSI subsystem */
  48. void scsi_init(void)
  49. {
  50. init_sata(0);
  51. scsi_scan(1);
  52. }
  53. int scsi_bus_reset(struct udevice *dev)
  54. {
  55. ahci_reset((void __iomem *)DWC_AHSATA_BASE);
  56. ahci_init((void __iomem *)DWC_AHSATA_BASE);
  57. return 0;
  58. }