global_data.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2002-2010
  4. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  5. */
  6. #ifndef __ASM_GBL_DATA_H
  7. #define __ASM_GBL_DATA_H
  8. /* Architecture-specific global data */
  9. struct arch_global_data {
  10. #if defined(CONFIG_FSL_ESDHC) || defined(CONFIG_FSL_ESDHC_IMX)
  11. u32 sdhc_clk;
  12. #endif
  13. #if defined(CONFIG_FSL_ESDHC)
  14. u32 sdhc_per_clk;
  15. #endif
  16. #if defined(CONFIG_U_QE)
  17. u32 qe_clk;
  18. u32 brg_clk;
  19. uint mp_alloc_base;
  20. uint mp_alloc_top;
  21. #endif /* CONFIG_U_QE */
  22. #ifdef CONFIG_AT91FAMILY
  23. /* "static data" needed by at91's clock.c */
  24. unsigned long cpu_clk_rate_hz;
  25. unsigned long main_clk_rate_hz;
  26. unsigned long mck_rate_hz;
  27. unsigned long plla_rate_hz;
  28. unsigned long pllb_rate_hz;
  29. unsigned long at91_pllb_usb_init;
  30. #endif
  31. /* "static data" needed by most of timer.c on ARM platforms */
  32. unsigned long timer_rate_hz;
  33. unsigned int tbu;
  34. unsigned int tbl;
  35. unsigned long lastinc;
  36. unsigned long long timer_reset_value;
  37. #if !(CONFIG_IS_ENABLED(SYS_ICACHE_OFF) && CONFIG_IS_ENABLED(SYS_DCACHE_OFF))
  38. unsigned long tlb_addr;
  39. unsigned long tlb_size;
  40. #if defined(CONFIG_ARM64)
  41. unsigned long tlb_fillptr;
  42. unsigned long tlb_emerg;
  43. #endif
  44. #endif
  45. #ifdef CONFIG_SYS_MEM_RESERVE_SECURE
  46. #define MEM_RESERVE_SECURE_SECURED 0x1
  47. #define MEM_RESERVE_SECURE_MAINTAINED 0x2
  48. #define MEM_RESERVE_SECURE_ADDR_MASK (~0x3)
  49. /*
  50. * Secure memory addr
  51. * This variable needs maintenance if the RAM base is not zero,
  52. * or if RAM splits into non-consecutive banks. It also has a
  53. * flag indicating the secure memory is marked as secure by MMU.
  54. * Flags used: 0x1 secured
  55. * 0x2 maintained
  56. */
  57. phys_addr_t secure_ram;
  58. unsigned long tlb_allocated;
  59. #endif
  60. #ifdef CONFIG_RESV_RAM
  61. /*
  62. * Reserved RAM for memory resident, eg. Management Complex (MC)
  63. * driver which continues to run after U-Boot exits.
  64. */
  65. phys_addr_t resv_ram;
  66. #endif
  67. #ifdef CONFIG_ARCH_OMAP2PLUS
  68. u32 omap_boot_device;
  69. u32 omap_boot_mode;
  70. u8 omap_ch_flags;
  71. #endif
  72. #if defined(CONFIG_FSL_LSCH3) && defined(CONFIG_SYS_FSL_HAS_DP_DDR)
  73. unsigned long mem2_clk;
  74. #endif
  75. #ifdef CONFIG_ARCH_IMX8
  76. struct udevice *scu_dev;
  77. #endif
  78. };
  79. #include <asm-generic/global_data.h>
  80. #ifdef __clang__
  81. #define DECLARE_GLOBAL_DATA_PTR
  82. #define gd get_gd()
  83. static inline gd_t *get_gd(void)
  84. {
  85. gd_t *gd_ptr;
  86. #ifdef CONFIG_ARM64
  87. __asm__ volatile("mov %0, x18\n" : "=r" (gd_ptr));
  88. #else
  89. __asm__ volatile("mov %0, r9\n" : "=r" (gd_ptr));
  90. #endif
  91. return gd_ptr;
  92. }
  93. #else
  94. #ifdef CONFIG_ARM64
  95. #define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("x18")
  96. #else
  97. #define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r9")
  98. #endif
  99. #endif
  100. static inline void set_gd(volatile gd_t *gd_ptr)
  101. {
  102. #ifdef CONFIG_ARM64
  103. __asm__ volatile("ldr x18, %0\n" : : "m"(gd_ptr));
  104. #else
  105. __asm__ volatile("ldr r9, %0\n" : : "m"(gd_ptr));
  106. #endif
  107. }
  108. #endif /* __ASM_GBL_DATA_H */