board.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * board.c
  4. *
  5. * Board functions for TI AM335X based boards
  6. *
  7. * Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
  8. */
  9. #include <common.h>
  10. #include <env.h>
  11. #include <errno.h>
  12. #include <serial.h>
  13. #include <linux/libfdt.h>
  14. #include <spl.h>
  15. #include <asm/arch/cpu.h>
  16. #include <asm/arch/hardware.h>
  17. #include <asm/arch/omap.h>
  18. #include <asm/arch/ddr_defs.h>
  19. #include <asm/arch/clock.h>
  20. #include <asm/arch/gpio.h>
  21. #include <asm/arch/mmc_host_def.h>
  22. #include <asm/arch/sys_proto.h>
  23. #include <asm/arch/mem.h>
  24. #include <asm/arch/mux.h>
  25. #include <asm/io.h>
  26. #include <asm/emif.h>
  27. #include <asm/gpio.h>
  28. #include <i2c.h>
  29. #include <miiphy.h>
  30. #include <cpsw.h>
  31. #include <power/tps65910.h>
  32. #include <watchdog.h>
  33. #include "board.h"
  34. DECLARE_GLOBAL_DATA_PTR;
  35. /* GPIO that controls DIP switch and mPCIe slot */
  36. #define DIP_S1 44
  37. #define MPCIE_SW 100
  38. static struct ctrl_dev *cdev = (struct ctrl_dev *)CTRL_DEVICE_BASE;
  39. static int baltos_set_console(void)
  40. {
  41. int val, i, dips = 0;
  42. char buf[7];
  43. for (i = 0; i < 4; i++) {
  44. sprintf(buf, "dip_s%d", i + 1);
  45. if (gpio_request(DIP_S1 + i, buf)) {
  46. printf("failed to export GPIO %d\n", DIP_S1 + i);
  47. return 0;
  48. }
  49. if (gpio_direction_input(DIP_S1 + i)) {
  50. printf("failed to set GPIO %d direction\n", DIP_S1 + i);
  51. return 0;
  52. }
  53. val = gpio_get_value(DIP_S1 + i);
  54. dips |= val << i;
  55. }
  56. printf("DIPs: 0x%1x\n", (~dips) & 0xf);
  57. if ((dips & 0xf) == 0xe)
  58. env_set("console", "ttyUSB0,115200n8");
  59. return 0;
  60. }
  61. static int read_eeprom(BSP_VS_HWPARAM *header)
  62. {
  63. i2c_set_bus_num(1);
  64. /* Check if baseboard eeprom is available */
  65. if (i2c_probe(CONFIG_SYS_I2C_EEPROM_ADDR)) {
  66. puts("Could not probe the EEPROM; something fundamentally "
  67. "wrong on the I2C bus.\n");
  68. return -ENODEV;
  69. }
  70. /* read the eeprom using i2c */
  71. if (i2c_read(CONFIG_SYS_I2C_EEPROM_ADDR, 0, 1, (uchar *)header,
  72. sizeof(BSP_VS_HWPARAM))) {
  73. puts("Could not read the EEPROM; something fundamentally"
  74. " wrong on the I2C bus.\n");
  75. return -EIO;
  76. }
  77. if (header->Magic != 0xDEADBEEF) {
  78. printf("Incorrect magic number (0x%x) in EEPROM\n",
  79. header->Magic);
  80. /* fill default values */
  81. header->SystemId = 211;
  82. header->MAC1[0] = 0x00;
  83. header->MAC1[1] = 0x00;
  84. header->MAC1[2] = 0x00;
  85. header->MAC1[3] = 0x00;
  86. header->MAC1[4] = 0x00;
  87. header->MAC1[5] = 0x01;
  88. header->MAC2[0] = 0x00;
  89. header->MAC2[1] = 0x00;
  90. header->MAC2[2] = 0x00;
  91. header->MAC2[3] = 0x00;
  92. header->MAC2[4] = 0x00;
  93. header->MAC2[5] = 0x02;
  94. header->MAC3[0] = 0x00;
  95. header->MAC3[1] = 0x00;
  96. header->MAC3[2] = 0x00;
  97. header->MAC3[3] = 0x00;
  98. header->MAC3[4] = 0x00;
  99. header->MAC3[5] = 0x03;
  100. }
  101. return 0;
  102. }
  103. #if defined(CONFIG_SPL_BUILD) || defined(CONFIG_NOR_BOOT)
  104. static const struct ddr_data ddr3_baltos_data = {
  105. .datardsratio0 = MT41K256M16HA125E_RD_DQS,
  106. .datawdsratio0 = MT41K256M16HA125E_WR_DQS,
  107. .datafwsratio0 = MT41K256M16HA125E_PHY_FIFO_WE,
  108. .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
  109. };
  110. static const struct cmd_control ddr3_baltos_cmd_ctrl_data = {
  111. .cmd0csratio = MT41K256M16HA125E_RATIO,
  112. .cmd0iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
  113. .cmd1csratio = MT41K256M16HA125E_RATIO,
  114. .cmd1iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
  115. .cmd2csratio = MT41K256M16HA125E_RATIO,
  116. .cmd2iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
  117. };
  118. static struct emif_regs ddr3_baltos_emif_reg_data = {
  119. .sdram_config = MT41K256M16HA125E_EMIF_SDCFG,
  120. .ref_ctrl = MT41K256M16HA125E_EMIF_SDREF,
  121. .sdram_tim1 = MT41K256M16HA125E_EMIF_TIM1,
  122. .sdram_tim2 = MT41K256M16HA125E_EMIF_TIM2,
  123. .sdram_tim3 = MT41K256M16HA125E_EMIF_TIM3,
  124. .zq_config = MT41K256M16HA125E_ZQ_CFG,
  125. .emif_ddr_phy_ctlr_1 = MT41K256M16HA125E_EMIF_READ_LATENCY,
  126. };
  127. #ifdef CONFIG_SPL_OS_BOOT
  128. int spl_start_uboot(void)
  129. {
  130. /* break into full u-boot on 'c' */
  131. return (serial_tstc() && serial_getc() == 'c');
  132. }
  133. #endif
  134. #define OSC (V_OSCK/1000000)
  135. const struct dpll_params dpll_ddr = {
  136. 266, OSC-1, 1, -1, -1, -1, -1};
  137. const struct dpll_params dpll_ddr_evm_sk = {
  138. 303, OSC-1, 1, -1, -1, -1, -1};
  139. const struct dpll_params dpll_ddr_baltos = {
  140. 400, OSC-1, 1, -1, -1, -1, -1};
  141. void am33xx_spl_board_init(void)
  142. {
  143. int mpu_vdd;
  144. int sil_rev;
  145. /* Get the frequency */
  146. dpll_mpu_opp100.m = am335x_get_efuse_mpu_max_freq(cdev);
  147. /*
  148. * The GP EVM, IDK and EVM SK use a TPS65910 PMIC. For all
  149. * MPU frequencies we support we use a CORE voltage of
  150. * 1.1375V. For MPU voltage we need to switch based on
  151. * the frequency we are running at.
  152. */
  153. i2c_set_bus_num(1);
  154. printf("I2C speed: %d Hz\n", CONFIG_SYS_OMAP24_I2C_SPEED);
  155. if (i2c_probe(TPS65910_CTRL_I2C_ADDR)) {
  156. puts("i2c: cannot access TPS65910\n");
  157. return;
  158. }
  159. /*
  160. * Depending on MPU clock and PG we will need a different
  161. * VDD to drive at that speed.
  162. */
  163. sil_rev = readl(&cdev->deviceid) >> 28;
  164. mpu_vdd = am335x_get_tps65910_mpu_vdd(sil_rev,
  165. dpll_mpu_opp100.m);
  166. /* Tell the TPS65910 to use i2c */
  167. tps65910_set_i2c_control();
  168. /* First update MPU voltage. */
  169. if (tps65910_voltage_update(MPU, mpu_vdd))
  170. return;
  171. /* Second, update the CORE voltage. */
  172. if (tps65910_voltage_update(CORE, TPS65910_OP_REG_SEL_1_1_3))
  173. return;
  174. /* Set CORE Frequencies to OPP100 */
  175. do_setup_dpll(&dpll_core_regs, &dpll_core_opp100);
  176. /* Set MPU Frequency to what we detected now that voltages are set */
  177. do_setup_dpll(&dpll_mpu_regs, &dpll_mpu_opp100);
  178. writel(0x000010ff, PRM_DEVICE_INST + 4);
  179. }
  180. const struct dpll_params *get_dpll_ddr_params(void)
  181. {
  182. enable_i2c1_pin_mux();
  183. i2c_set_bus_num(1);
  184. return &dpll_ddr_baltos;
  185. }
  186. void set_uart_mux_conf(void)
  187. {
  188. enable_uart0_pin_mux();
  189. }
  190. void set_mux_conf_regs(void)
  191. {
  192. enable_board_pin_mux();
  193. }
  194. const struct ctrl_ioregs ioregs_baltos = {
  195. .cm0ioctl = MT41K256M16HA125E_IOCTRL_VALUE,
  196. .cm1ioctl = MT41K256M16HA125E_IOCTRL_VALUE,
  197. .cm2ioctl = MT41K256M16HA125E_IOCTRL_VALUE,
  198. .dt0ioctl = MT41K256M16HA125E_IOCTRL_VALUE,
  199. .dt1ioctl = MT41K256M16HA125E_IOCTRL_VALUE,
  200. };
  201. void sdram_init(void)
  202. {
  203. config_ddr(400, &ioregs_baltos,
  204. &ddr3_baltos_data,
  205. &ddr3_baltos_cmd_ctrl_data,
  206. &ddr3_baltos_emif_reg_data, 0);
  207. }
  208. #endif
  209. /*
  210. * Basic board specific setup. Pinmux has been handled already.
  211. */
  212. int board_init(void)
  213. {
  214. #if defined(CONFIG_HW_WATCHDOG)
  215. hw_watchdog_init();
  216. #endif
  217. gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
  218. #if defined(CONFIG_NOR) || defined(CONFIG_NAND)
  219. gpmc_init();
  220. #endif
  221. return 0;
  222. }
  223. int ft_board_setup(void *blob, bd_t *bd)
  224. {
  225. int node, ret;
  226. unsigned char mac_addr[6];
  227. BSP_VS_HWPARAM header;
  228. /* get production data */
  229. if (read_eeprom(&header))
  230. return 0;
  231. /* setup MAC1 */
  232. mac_addr[0] = header.MAC1[0];
  233. mac_addr[1] = header.MAC1[1];
  234. mac_addr[2] = header.MAC1[2];
  235. mac_addr[3] = header.MAC1[3];
  236. mac_addr[4] = header.MAC1[4];
  237. mac_addr[5] = header.MAC1[5];
  238. node = fdt_path_offset(blob, "ethernet0");
  239. if (node < 0) {
  240. printf("no ethernet0 path offset\n");
  241. return -ENODEV;
  242. }
  243. ret = fdt_setprop(blob, node, "mac-address", &mac_addr, 6);
  244. if (ret) {
  245. printf("error setting mac-address property\n");
  246. return -ENODEV;
  247. }
  248. /* setup MAC2 */
  249. mac_addr[0] = header.MAC2[0];
  250. mac_addr[1] = header.MAC2[1];
  251. mac_addr[2] = header.MAC2[2];
  252. mac_addr[3] = header.MAC2[3];
  253. mac_addr[4] = header.MAC2[4];
  254. mac_addr[5] = header.MAC2[5];
  255. node = fdt_path_offset(blob, "ethernet1");
  256. if (node < 0) {
  257. printf("no ethernet1 path offset\n");
  258. return -ENODEV;
  259. }
  260. ret = fdt_setprop(blob, node, "mac-address", &mac_addr, 6);
  261. if (ret) {
  262. printf("error setting mac-address property\n");
  263. return -ENODEV;
  264. }
  265. printf("\nFDT was successfully setup\n");
  266. return 0;
  267. }
  268. static struct module_pin_mux pcie_sw_pin_mux[] = {
  269. {OFFSET(mii1_rxdv), (MODE(7) | PULLUDEN )}, /* GPIO3_4 */
  270. {-1},
  271. };
  272. static struct module_pin_mux dip_pin_mux[] = {
  273. {OFFSET(gpmc_ad12), (MODE(7) | RXACTIVE )}, /* GPIO1_12 */
  274. {OFFSET(gpmc_ad13), (MODE(7) | RXACTIVE )}, /* GPIO1_13 */
  275. {OFFSET(gpmc_ad14), (MODE(7) | RXACTIVE )}, /* GPIO1_14 */
  276. {OFFSET(gpmc_ad15), (MODE(7) | RXACTIVE )}, /* GPIO1_15 */
  277. {-1},
  278. };
  279. #ifdef CONFIG_BOARD_LATE_INIT
  280. int board_late_init(void)
  281. {
  282. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  283. BSP_VS_HWPARAM header;
  284. char model[4];
  285. /* get production data */
  286. if (read_eeprom(&header)) {
  287. strcpy(model, "211");
  288. } else {
  289. sprintf(model, "%d", header.SystemId);
  290. if (header.SystemId == 215) {
  291. configure_module_pin_mux(dip_pin_mux);
  292. baltos_set_console();
  293. }
  294. }
  295. /* turn power for the mPCIe slot */
  296. configure_module_pin_mux(pcie_sw_pin_mux);
  297. if (gpio_request(MPCIE_SW, "mpcie_sw")) {
  298. printf("failed to export GPIO %d\n", MPCIE_SW);
  299. return -ENODEV;
  300. }
  301. if (gpio_direction_output(MPCIE_SW, 1)) {
  302. printf("failed to set GPIO %d direction\n", MPCIE_SW);
  303. return -ENODEV;
  304. }
  305. env_set("board_name", model);
  306. #endif
  307. return 0;
  308. }
  309. #endif
  310. #if (defined(CONFIG_DRIVER_TI_CPSW) && !defined(CONFIG_SPL_BUILD)) || \
  311. (defined(CONFIG_SPL_ETH_SUPPORT) && defined(CONFIG_SPL_BUILD))
  312. static void cpsw_control(int enabled)
  313. {
  314. /* VTP can be added here */
  315. return;
  316. }
  317. static struct cpsw_slave_data cpsw_slaves[] = {
  318. {
  319. .slave_reg_ofs = 0x208,
  320. .sliver_reg_ofs = 0xd80,
  321. .phy_addr = 0,
  322. },
  323. {
  324. .slave_reg_ofs = 0x308,
  325. .sliver_reg_ofs = 0xdc0,
  326. .phy_addr = 7,
  327. },
  328. };
  329. static struct cpsw_platform_data cpsw_data = {
  330. .mdio_base = CPSW_MDIO_BASE,
  331. .cpsw_base = CPSW_BASE,
  332. .mdio_div = 0xff,
  333. .channels = 8,
  334. .cpdma_reg_ofs = 0x800,
  335. .slaves = 2,
  336. .slave_data = cpsw_slaves,
  337. .active_slave = 1,
  338. .ale_reg_ofs = 0xd00,
  339. .ale_entries = 1024,
  340. .host_port_reg_ofs = 0x108,
  341. .hw_stats_reg_ofs = 0x900,
  342. .bd_ram_ofs = 0x2000,
  343. .mac_control = (1 << 5),
  344. .control = cpsw_control,
  345. .host_port_num = 0,
  346. .version = CPSW_CTRL_VERSION_2,
  347. };
  348. #endif
  349. #if ((defined(CONFIG_SPL_ETH_SUPPORT) || defined(CONFIG_SPL_USB_ETHER)) \
  350. && defined(CONFIG_SPL_BUILD)) || \
  351. ((defined(CONFIG_DRIVER_TI_CPSW) || \
  352. defined(CONFIG_USB_ETHER) && defined(CONFIG_USB_MUSB_GADGET)) && \
  353. !defined(CONFIG_SPL_BUILD))
  354. int board_eth_init(bd_t *bis)
  355. {
  356. int rv, n = 0;
  357. uint8_t mac_addr[6];
  358. uint32_t mac_hi, mac_lo;
  359. /*
  360. * Note here that we're using CPSW1 since that has a 1Gbit PHY while
  361. * CSPW0 has a 100Mbit PHY.
  362. *
  363. * On product, CPSW1 maps to port labeled WAN.
  364. */
  365. /* try reading mac address from efuse */
  366. mac_lo = readl(&cdev->macid1l);
  367. mac_hi = readl(&cdev->macid1h);
  368. mac_addr[0] = mac_hi & 0xFF;
  369. mac_addr[1] = (mac_hi & 0xFF00) >> 8;
  370. mac_addr[2] = (mac_hi & 0xFF0000) >> 16;
  371. mac_addr[3] = (mac_hi & 0xFF000000) >> 24;
  372. mac_addr[4] = mac_lo & 0xFF;
  373. mac_addr[5] = (mac_lo & 0xFF00) >> 8;
  374. #if (defined(CONFIG_DRIVER_TI_CPSW) && !defined(CONFIG_SPL_BUILD)) || \
  375. (defined(CONFIG_SPL_ETH_SUPPORT) && defined(CONFIG_SPL_BUILD))
  376. if (!env_get("ethaddr")) {
  377. printf("<ethaddr> not set. Validating first E-fuse MAC\n");
  378. if (is_valid_ethaddr(mac_addr))
  379. eth_env_set_enetaddr("ethaddr", mac_addr);
  380. }
  381. #ifdef CONFIG_DRIVER_TI_CPSW
  382. writel((GMII1_SEL_RMII | GMII2_SEL_RGMII | RGMII2_IDMODE), &cdev->miisel);
  383. cpsw_slaves[1].phy_if = PHY_INTERFACE_MODE_RGMII;
  384. rv = cpsw_register(&cpsw_data);
  385. if (rv < 0)
  386. printf("Error %d registering CPSW switch\n", rv);
  387. else
  388. n += rv;
  389. #endif
  390. /*
  391. *
  392. * CPSW RGMII Internal Delay Mode is not supported in all PVT
  393. * operating points. So we must set the TX clock delay feature
  394. * in the AR8051 PHY. Since we only support a single ethernet
  395. * device in U-Boot, we only do this for the first instance.
  396. */
  397. #define AR8051_PHY_DEBUG_ADDR_REG 0x1d
  398. #define AR8051_PHY_DEBUG_DATA_REG 0x1e
  399. #define AR8051_DEBUG_RGMII_CLK_DLY_REG 0x5
  400. #define AR8051_RGMII_TX_CLK_DLY 0x100
  401. const char *devname;
  402. devname = miiphy_get_current_dev();
  403. miiphy_write(devname, 0x7, AR8051_PHY_DEBUG_ADDR_REG,
  404. AR8051_DEBUG_RGMII_CLK_DLY_REG);
  405. miiphy_write(devname, 0x7, AR8051_PHY_DEBUG_DATA_REG,
  406. AR8051_RGMII_TX_CLK_DLY);
  407. #endif
  408. return n;
  409. }
  410. #endif