qcom,ipq4019-gcc.h 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596
  1. /* Copyright (c) 2015 The Linux Foundation. All rights reserved.
  2. *
  3. * Permission to use, copy, modify, and/or distribute this software for any
  4. * purpose with or without fee is hereby granted, provided that the above
  5. * copyright notice and this permission notice appear in all copies.
  6. *
  7. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  8. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  9. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  10. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  11. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  12. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  13. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  14. *
  15. */
  16. #ifndef __QCOM_CLK_IPQ4019_H__
  17. #define __QCOM_CLK_IPQ4019_H__
  18. #define GCC_DUMMY_CLK 0
  19. #define AUDIO_CLK_SRC 1
  20. #define BLSP1_QUP1_I2C_APPS_CLK_SRC 2
  21. #define BLSP1_QUP1_SPI_APPS_CLK_SRC 3
  22. #define BLSP1_QUP2_I2C_APPS_CLK_SRC 4
  23. #define BLSP1_QUP2_SPI_APPS_CLK_SRC 5
  24. #define BLSP1_UART1_APPS_CLK_SRC 6
  25. #define BLSP1_UART2_APPS_CLK_SRC 7
  26. #define GCC_USB3_MOCK_UTMI_CLK_SRC 8
  27. #define GCC_APPS_CLK_SRC 9
  28. #define GCC_APPS_AHB_CLK_SRC 10
  29. #define GP1_CLK_SRC 11
  30. #define GP2_CLK_SRC 12
  31. #define GP3_CLK_SRC 13
  32. #define SDCC1_APPS_CLK_SRC 14
  33. #define FEPHY_125M_DLY_CLK_SRC 15
  34. #define WCSS2G_CLK_SRC 16
  35. #define WCSS5G_CLK_SRC 17
  36. #define GCC_APSS_AHB_CLK 18
  37. #define GCC_AUDIO_AHB_CLK 19
  38. #define GCC_AUDIO_PWM_CLK 20
  39. #define GCC_BLSP1_AHB_CLK 21
  40. #define GCC_BLSP1_QUP1_I2C_APPS_CLK 22
  41. #define GCC_BLSP1_QUP1_SPI_APPS_CLK 23
  42. #define GCC_BLSP1_QUP2_I2C_APPS_CLK 24
  43. #define GCC_BLSP1_QUP2_SPI_APPS_CLK 25
  44. #define GCC_BLSP1_UART1_APPS_CLK 26
  45. #define GCC_BLSP1_UART2_APPS_CLK 27
  46. #define GCC_DCD_XO_CLK 28
  47. #define GCC_GP1_CLK 29
  48. #define GCC_GP2_CLK 30
  49. #define GCC_GP3_CLK 31
  50. #define GCC_BOOT_ROM_AHB_CLK 32
  51. #define GCC_CRYPTO_AHB_CLK 33
  52. #define GCC_CRYPTO_AXI_CLK 34
  53. #define GCC_CRYPTO_CLK 35
  54. #define GCC_ESS_CLK 36
  55. #define GCC_IMEM_AXI_CLK 37
  56. #define GCC_IMEM_CFG_AHB_CLK 38
  57. #define GCC_PCIE_AHB_CLK 39
  58. #define GCC_PCIE_AXI_M_CLK 40
  59. #define GCC_PCIE_AXI_S_CLK 41
  60. #define GCC_PCNOC_AHB_CLK 42
  61. #define GCC_PRNG_AHB_CLK 43
  62. #define GCC_QPIC_AHB_CLK 44
  63. #define GCC_QPIC_CLK 45
  64. #define GCC_SDCC1_AHB_CLK 46
  65. #define GCC_SDCC1_APPS_CLK 47
  66. #define GCC_SNOC_PCNOC_AHB_CLK 48
  67. #define GCC_SYS_NOC_125M_CLK 49
  68. #define GCC_SYS_NOC_AXI_CLK 50
  69. #define GCC_TCSR_AHB_CLK 51
  70. #define GCC_TLMM_AHB_CLK 52
  71. #define GCC_USB2_MASTER_CLK 53
  72. #define GCC_USB2_SLEEP_CLK 54
  73. #define GCC_USB2_MOCK_UTMI_CLK 55
  74. #define GCC_USB3_MASTER_CLK 56
  75. #define GCC_USB3_SLEEP_CLK 57
  76. #define GCC_USB3_MOCK_UTMI_CLK 58
  77. #define GCC_WCSS2G_CLK 59
  78. #define GCC_WCSS2G_REF_CLK 60
  79. #define GCC_WCSS2G_RTC_CLK 61
  80. #define GCC_WCSS5G_CLK 62
  81. #define GCC_WCSS5G_REF_CLK 63
  82. #define GCC_WCSS5G_RTC_CLK 64
  83. #define GCC_APSS_DDRPLL_VCO 65
  84. #define GCC_SDCC_PLLDIV_CLK 66
  85. #define GCC_FEPLL_VCO 67
  86. #define GCC_FEPLL125_CLK 68
  87. #define GCC_FEPLL125DLY_CLK 69
  88. #define GCC_FEPLL200_CLK 70
  89. #define GCC_FEPLL500_CLK 71
  90. #define GCC_FEPLL_WCSS2G_CLK 72
  91. #define GCC_FEPLL_WCSS5G_CLK 73
  92. #define GCC_APSS_CPU_PLLDIV_CLK 74
  93. #define GCC_PCNOC_AHB_CLK_SRC 75
  94. #endif