cpu.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. /*
  2. * (C) Copyright 2000-2003
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. /*
  24. * CPU specific code for the MPC8220 CPUs
  25. */
  26. #include <common.h>
  27. #include <watchdog.h>
  28. #include <command.h>
  29. #include <mpc8220.h>
  30. #include <netdev.h>
  31. #include <asm/processor.h>
  32. DECLARE_GLOBAL_DATA_PTR;
  33. int checkcpu (void)
  34. {
  35. ulong clock = gd->cpu_clk;
  36. char buf[32];
  37. puts ("CPU: ");
  38. printf (CPU_ID_STR);
  39. printf (" (JTAG ID %08lx)", *(vu_long *) (CONFIG_SYS_MBAR + 0x50));
  40. printf (" at %s MHz\n", strmhz (buf, clock));
  41. return 0;
  42. }
  43. /* ------------------------------------------------------------------------- */
  44. int do_reset (cmd_tbl_t * cmdtp, int flag, int argc, char *argv[])
  45. {
  46. volatile gptmr8220_t *gptmr = (volatile gptmr8220_t *) MMAP_GPTMR;
  47. ulong msr;
  48. /* Interrupts and MMU off */
  49. __asm__ __volatile__ ("mfmsr %0":"=r" (msr):);
  50. msr &= ~(MSR_ME | MSR_EE | MSR_IR | MSR_DR);
  51. __asm__ __volatile__ ("mtmsr %0"::"r" (msr));
  52. /* Charge the watchdog timer */
  53. gptmr->Prescl = 10;
  54. gptmr->Count = 1;
  55. gptmr->Mode = GPT_TMS_SGPIO;
  56. gptmr->Control = GPT_CTRL_WDEN | GPT_CTRL_CE;
  57. return 1;
  58. }
  59. /* ------------------------------------------------------------------------- */
  60. /*
  61. * Get timebase clock frequency (like cpu_clk in Hz)
  62. *
  63. */
  64. unsigned long get_tbclk (void)
  65. {
  66. ulong tbclk;
  67. tbclk = (gd->bus_clk + 3L) / 4L;
  68. return (tbclk);
  69. }
  70. /* ------------------------------------------------------------------------- */
  71. /*
  72. * Initializes on-chip ethernet controllers.
  73. * to override, implement board_eth_init()
  74. */
  75. int cpu_eth_init(bd_t *bis)
  76. {
  77. #if defined(CONFIG_MPC8220_FEC)
  78. mpc8220_fec_initialize(bis);
  79. #endif
  80. return 0;
  81. }