cpu.c 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205
  1. /*
  2. * (C) Copyright 2000-2010
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. /*
  24. * CPU specific code for the MPC5xxx CPUs
  25. */
  26. #include <common.h>
  27. #include <watchdog.h>
  28. #include <command.h>
  29. #include <net.h>
  30. #include <mpc5xxx.h>
  31. #include <netdev.h>
  32. #include <asm/io.h>
  33. #include <asm/processor.h>
  34. #if defined(CONFIG_OF_LIBFDT)
  35. #include <libfdt.h>
  36. #include <libfdt_env.h>
  37. #include <fdt_support.h>
  38. #endif
  39. #if defined(CONFIG_OF_IDE_FIXUP)
  40. #include <ide.h>
  41. #endif
  42. DECLARE_GLOBAL_DATA_PTR;
  43. int checkcpu (void)
  44. {
  45. ulong clock = gd->cpu_clk;
  46. char buf[32];
  47. uint svr, pvr;
  48. puts ("CPU: ");
  49. svr = get_svr();
  50. pvr = get_pvr();
  51. switch (pvr) {
  52. case PVR_5200:
  53. printf("MPC5200");
  54. break;
  55. case PVR_5200B:
  56. printf("MPC5200B");
  57. break;
  58. default:
  59. printf("Unknown MPC5xxx");
  60. break;
  61. }
  62. printf (" v%d.%d, Core v%d.%d", SVR_MJREV (svr), SVR_MNREV (svr),
  63. PVR_MAJ(pvr), PVR_MIN(pvr));
  64. printf (" at %s MHz\n", strmhz (buf, clock));
  65. return 0;
  66. }
  67. /* ------------------------------------------------------------------------- */
  68. int
  69. do_reset (cmd_tbl_t * cmdtp, int flag, int argc, char *argv[])
  70. {
  71. ulong msr;
  72. /* Interrupts and MMU off */
  73. __asm__ __volatile__ ("mfmsr %0":"=r" (msr):);
  74. msr &= ~(MSR_ME | MSR_EE | MSR_IR | MSR_DR);
  75. __asm__ __volatile__ ("mtmsr %0"::"r" (msr));
  76. /* Charge the watchdog timer */
  77. *(vu_long *)(MPC5XXX_GPT0_COUNTER) = 0x0001000f;
  78. *(vu_long *)(MPC5XXX_GPT0_ENABLE) = 0x9004; /* wden|ce|timer_ms */
  79. while(1);
  80. return 1;
  81. }
  82. /* ------------------------------------------------------------------------- */
  83. /*
  84. * Get timebase clock frequency (like cpu_clk in Hz)
  85. *
  86. */
  87. unsigned long get_tbclk (void)
  88. {
  89. ulong tbclk;
  90. tbclk = (gd->bus_clk + 3L) / 4L;
  91. return (tbclk);
  92. }
  93. /* ------------------------------------------------------------------------- */
  94. #if defined(CONFIG_OF_LIBFDT) && defined (CONFIG_OF_BOARD_SETUP)
  95. void ft_cpu_setup(void *blob, bd_t *bd)
  96. {
  97. int div = in_8((void*)CONFIG_SYS_MBAR + 0x204) & 0x0020 ? 8 : 4;
  98. char * cpu_path = "/cpus/" OF_CPU;
  99. #ifdef CONFIG_MPC5xxx_FEC
  100. uchar enetaddr[6];
  101. char * eth_path = "/" OF_SOC "/ethernet@3000";
  102. #endif
  103. do_fixup_by_path_u32(blob, cpu_path, "timebase-frequency", OF_TBCLK, 1);
  104. do_fixup_by_path_u32(blob, cpu_path, "bus-frequency", bd->bi_busfreq, 1);
  105. do_fixup_by_path_u32(blob, cpu_path, "clock-frequency", bd->bi_intfreq, 1);
  106. do_fixup_by_path_u32(blob, "/" OF_SOC, "bus-frequency", bd->bi_ipbfreq, 1);
  107. do_fixup_by_path_u32(blob, "/" OF_SOC, "system-frequency",
  108. bd->bi_busfreq*div, 1);
  109. #ifdef CONFIG_MPC5xxx_FEC
  110. eth_getenv_enetaddr("ethaddr", enetaddr);
  111. do_fixup_by_path(blob, eth_path, "mac-address", enetaddr, 6, 0);
  112. do_fixup_by_path(blob, eth_path, "local-mac-address", enetaddr, 6, 0);
  113. #endif
  114. #if defined(CONFIG_OF_IDE_FIXUP)
  115. if (!ide_device_present(0)) {
  116. /* NO CF card detected -> delete ata node in DTS */
  117. int nodeoffset = 0;
  118. char nodename[] = "/soc5200@f0000000/ata@3a00";
  119. nodeoffset = fdt_path_offset(blob, nodename);
  120. if (nodeoffset >= 0) {
  121. fdt_del_node(blob, nodeoffset);
  122. } else {
  123. printf("%s: cannot find %s node err:%s\n",
  124. __func__, nodename, fdt_strerror(nodeoffset));
  125. }
  126. }
  127. #endif
  128. fdt_fixup_memory(blob, (u64)bd->bi_memstart, (u64)bd->bi_memsize);
  129. }
  130. #endif
  131. #ifdef CONFIG_BOOTCOUNT_LIMIT
  132. void bootcount_store (ulong a)
  133. {
  134. volatile ulong *save_addr = (volatile ulong *) (MPC5XXX_CDM_BRDCRMB);
  135. *save_addr = (BOOTCOUNT_MAGIC & 0xffff0000) | a;
  136. }
  137. ulong bootcount_load (void)
  138. {
  139. volatile ulong *save_addr = (volatile ulong *) (MPC5XXX_CDM_BRDCRMB);
  140. if ((*save_addr & 0xffff0000) != (BOOTCOUNT_MAGIC & 0xffff0000))
  141. return 0;
  142. else
  143. return (*save_addr & 0x0000ffff);
  144. }
  145. #endif /* CONFIG_BOOTCOUNT_LIMIT */
  146. #ifdef CONFIG_MPC5xxx_FEC
  147. /* Default initializations for FEC controllers. To override,
  148. * create a board-specific function called:
  149. * int board_eth_init(bd_t *bis)
  150. */
  151. int cpu_eth_init(bd_t *bis)
  152. {
  153. return mpc5xxx_fec_initialize(bis);
  154. }
  155. #endif
  156. #if defined(CONFIG_WATCHDOG)
  157. void watchdog_reset(void)
  158. {
  159. int re_enable = disable_interrupts();
  160. reset_5xxx_watchdog();
  161. if (re_enable) enable_interrupts();
  162. }
  163. void reset_5xxx_watchdog(void)
  164. {
  165. volatile struct mpc5xxx_gpt *gpt0 =
  166. (struct mpc5xxx_gpt *) MPC5XXX_GPT;
  167. /* Trigger TIMER_0 by writing A5 to OCPW */
  168. clrsetbits_be32(&gpt0->emsr, 0xff000000, 0xa5000000);
  169. }
  170. #endif /* CONFIG_WATCHDOG */