sys_proto.h 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2014 - 2015 Xilinx, Inc.
  4. * Michal Simek <michal.simek@xilinx.com>
  5. */
  6. #ifndef _ASM_ARCH_SYS_PROTO_H
  7. #define _ASM_ARCH_SYS_PROTO_H
  8. #define PAYLOAD_ARG_CNT 5
  9. #define ZYNQMP_CSU_SILICON_VER_MASK 0xF
  10. #define ZYNQMP_SIP_SVC_PM_SECURE_IMG_LOAD 0xC200002D
  11. #define KEY_PTR_LEN 32
  12. #define ZYNQMP_FPGA_BIT_AUTH_DDR 1
  13. #define ZYNQMP_FPGA_BIT_AUTH_OCM 2
  14. #define ZYNQMP_FPGA_BIT_ENC_USR_KEY 3
  15. #define ZYNQMP_FPGA_BIT_ENC_DEV_KEY 4
  16. #define ZYNQMP_FPGA_BIT_NS 5
  17. #define ZYNQMP_FPGA_AUTH_DDR 1
  18. enum {
  19. IDCODE,
  20. VERSION,
  21. IDCODE2,
  22. };
  23. enum {
  24. ZYNQMP_SILICON_V1,
  25. ZYNQMP_SILICON_V2,
  26. ZYNQMP_SILICON_V3,
  27. ZYNQMP_SILICON_V4,
  28. };
  29. enum {
  30. TCM_LOCK,
  31. TCM_SPLIT,
  32. };
  33. int zynq_board_read_rom_ethaddr(unsigned char *ethaddr);
  34. unsigned int zynqmp_get_silicon_version(void);
  35. void handoff_setup(void);
  36. void zynqmp_pmufw_version(void);
  37. int zynqmp_mmio_write(const u32 address, const u32 mask, const u32 value);
  38. int zynqmp_mmio_read(const u32 address, u32 *value);
  39. int invoke_smc(u32 pm_api_id, u32 arg0, u32 arg1, u32 arg2, u32 arg3,
  40. u32 *ret_payload);
  41. void initialize_tcm(bool mode);
  42. void mem_map_fill(void);
  43. int chip_id(unsigned char id);
  44. #endif /* _ASM_ARCH_SYS_PROTO_H */