rk3188-cru.h 971 B

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (c) 2014 MundoReader S.L.
  4. * Author: Heiko Stuebner <heiko@sntech.de>
  5. */
  6. #ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3188_H
  7. #define _DT_BINDINGS_CLK_ROCKCHIP_RK3188_H
  8. #include <dt-bindings/clock/rk3188-cru-common.h>
  9. /* soft-reset indices */
  10. #define SRST_PTM_CORE2 0
  11. #define SRST_PTM_CORE3 1
  12. #define SRST_CORE2 5
  13. #define SRST_CORE3 6
  14. #define SRST_CORE2_DBG 10
  15. #define SRST_CORE3_DBG 11
  16. #define SRST_TIMER2 16
  17. #define SRST_TIMER4 23
  18. #define SRST_I2S0 24
  19. #define SRST_TIMER5 25
  20. #define SRST_TIMER3 29
  21. #define SRST_TIMER6 31
  22. #define SRST_PTM3 36
  23. #define SRST_PTM3_ATB 37
  24. #define SRST_GPS 67
  25. #define SRST_HSICPHY 75
  26. #define SRST_TIMER 78
  27. #define SRST_PTM2 92
  28. #define SRST_CORE2_WDT 94
  29. #define SRST_CORE3_WDT 95
  30. #define SRST_PTM2_ATB 111
  31. #define SRST_HSIC 117
  32. #define SRST_CTI2 118
  33. #define SRST_CTI2_APB 119
  34. #define SRST_GPU_BRIDGE 121
  35. #define SRST_CTI3 123
  36. #define SRST_CTI3_APB 124
  37. #endif