zmx25.h 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (c) 2011 Graf-Syteco, Matthias Weisser
  4. * <weisserm@arcor.de>
  5. *
  6. * Configuation settings for the zmx25 board
  7. */
  8. #ifndef __CONFIG_H
  9. #define __CONFIG_H
  10. #include <asm/arch/imx-regs.h>
  11. #define CONFIG_SYS_TIMER_RATE 32768
  12. #define CONFIG_SYS_TIMER_COUNTER \
  13. (&((struct gpt_regs *)IMX_GPT1_BASE)->counter)
  14. #define CONFIG_MACH_TYPE MACH_TYPE_ZMX25
  15. /*
  16. * Environment settings
  17. */
  18. #define CONFIG_EXTRA_ENV_SETTINGS \
  19. "gs_fast_boot=setenv bootdelay 5\0" \
  20. "gs_slow_boot=setenv bootdelay 10\0" \
  21. "bootcmd=dcache off; mw.l 0x81000000 0 1024; usb start;" \
  22. "fatls usb 0; fatload usb 0 0x81000000 zmx25-init.bin;" \
  23. "bootm 0x81000000; bootelf 0x81000000\0"
  24. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  25. #define CONFIG_SETUP_MEMORY_TAGS
  26. #define CONFIG_INITRD_TAG
  27. /*
  28. * Hardware drivers
  29. */
  30. /*
  31. * Serial
  32. */
  33. #define CONFIG_MXC_UART_BASE UART2_BASE
  34. /*
  35. * Ethernet
  36. */
  37. #define CONFIG_FEC_MXC
  38. #define CONFIG_FEC_MXC_PHYADDR 0x00
  39. /*
  40. * BOOTP options
  41. */
  42. #define CONFIG_BOOTP_BOOTFILESIZE
  43. /*
  44. * USB
  45. */
  46. #ifdef CONFIG_CMD_USB
  47. #define CONFIG_USB_EHCI_MXC
  48. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  49. #define CONFIG_MXC_USB_PORT 1
  50. #define CONFIG_MXC_USB_PORTSC MXC_EHCI_MODE_SERIAL
  51. #define CONFIG_MXC_USB_FLAGS (MXC_EHCI_INTERNAL_PHY | MXC_EHCI_IPPUE_DOWN)
  52. #define CONFIG_EHCI_IS_TDI
  53. #endif /* CONFIG_CMD_USB */
  54. /* SDRAM */
  55. #define PHYS_SDRAM 0x80000000 /* start address of LPDDRRAM */
  56. #define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */
  57. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  58. #define CONFIG_SYS_INIT_SP_ADDR 0x78020000 /* end of internal SRAM */
  59. /*
  60. * FLASH and environment organization
  61. */
  62. #define CONFIG_SYS_FLASH_BASE 0xA0000000
  63. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  64. #define CONFIG_SYS_MAX_FLASH_SECT 256
  65. /*
  66. * CFI FLASH driver setup
  67. */
  68. #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE
  69. /*
  70. * Size of malloc() pool
  71. */
  72. #define CONFIG_SYS_MALLOC_LEN (0x400000 - 0x8000)
  73. #endif /* __CONFIG_H */