tam3517-common.h 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2011
  4. * Stefano Babic, DENX Software Engineering, sbabic@denx.de.
  5. *
  6. * Copyright (C) 2009 TechNexion Ltd.
  7. */
  8. #ifndef __TAM3517_H
  9. #define __TAM3517_H
  10. /*
  11. * High Level Configuration Options
  12. */
  13. #include <asm/arch/cpu.h> /* get chip and board defs */
  14. #include <asm/arch/omap.h>
  15. /* Clock Defines */
  16. #define V_OSCK 26000000 /* Clock output from T2 */
  17. #define V_SCLK (V_OSCK >> 1)
  18. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  19. #define CONFIG_SETUP_MEMORY_TAGS
  20. #define CONFIG_INITRD_TAG
  21. #define CONFIG_REVISION_TAG
  22. /*
  23. * Size of malloc() pool
  24. */
  25. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10) + \
  26. 2 * 1024 * 1024)
  27. /*
  28. * DDR related
  29. */
  30. #define CONFIG_SYS_CS0_SIZE (256 * 1024 * 1024)
  31. /*
  32. * Hardware drivers
  33. */
  34. /*
  35. * NS16550 Configuration
  36. */
  37. #define CONFIG_SYS_NS16550_SERIAL
  38. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  39. #define CONFIG_SYS_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
  40. /*
  41. * select serial console configuration
  42. */
  43. #define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1
  44. #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
  45. 115200}
  46. /* EHCI */
  47. #define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 25
  48. #define CONFIG_SYS_I2C
  49. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* base address */
  50. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* bytes of address */
  51. #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
  52. /*
  53. * Board NAND Info.
  54. */
  55. #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
  56. /* to access */
  57. /* nand at CS0 */
  58. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */
  59. /* NAND devices */
  60. /*
  61. * Miscellaneous configurable options
  62. */
  63. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  64. #define CONFIG_SYS_MAXARGS 32 /* max number of command */
  65. /* args */
  66. /* memtest works on */
  67. #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */
  68. /* address */
  69. /*
  70. * AM3517 has 12 GP timers, they can be driven by the system clock
  71. * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
  72. * This rate is divided by a local divisor.
  73. */
  74. #define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
  75. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  76. /*
  77. * Physical Memory Map
  78. */
  79. #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
  80. #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
  81. /*
  82. * FLASH and environment organization
  83. */
  84. /* **** PISMO SUPPORT *** */
  85. /* Redundant Environment */
  86. #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
  87. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  88. #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
  89. #define CONFIG_SYS_INIT_RAM_SIZE 0x800
  90. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  91. CONFIG_SYS_INIT_RAM_SIZE - \
  92. GENERATED_GBL_DATA_SIZE)
  93. /*
  94. * ethernet support, EMAC
  95. *
  96. */
  97. #define CONFIG_NET_RETRY_COUNT 10
  98. /* Defines for SPL */
  99. #define CONFIG_SPL_CONSOLE
  100. #define CONFIG_SPL_NAND_SOFTECC
  101. #define CONFIG_SPL_NAND_WORKSPACE 0x8f07f000 /* below BSS */
  102. #define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
  103. CONFIG_SPL_TEXT_BASE)
  104. #define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
  105. #define CONFIG_SYS_SPL_MALLOC_START 0x8f000000
  106. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
  107. #define CONFIG_SPL_BSS_START_ADDR 0x8f080000 /* end of RAM */
  108. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
  109. #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
  110. /* FAT */
  111. #define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage"
  112. #define CONFIG_SPL_FS_LOAD_ARGS_NAME "args"
  113. /* RAW SD card / eMMC */
  114. #define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x900 /* address 0x120000 */
  115. #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x80 /* address 0x10000 */
  116. #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 0x80 /* 64KiB */
  117. /* NAND boot config */
  118. #define CONFIG_SYS_NAND_PAGE_COUNT 64
  119. #define CONFIG_SYS_NAND_PAGE_SIZE 2048
  120. #define CONFIG_SYS_NAND_OOBSIZE 64
  121. #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
  122. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  123. #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
  124. #define CONFIG_SYS_NAND_ECCPOS {40, 41, 42, 43, 44, 45, 46, 47,\
  125. 48, 49, 50, 51, 52, 53, 54, 55,\
  126. 56, 57, 58, 59, 60, 61, 62, 63}
  127. #define CONFIG_SYS_NAND_ECCSIZE 256
  128. #define CONFIG_SYS_NAND_ECCBYTES 3
  129. #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_SW
  130. #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
  131. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
  132. #define CONFIG_SYS_NAND_U_BOOT_SIZE 0x80000
  133. /* Setup MTD for NAND on the SOM */
  134. #define CONFIG_TAM3517_SETTINGS \
  135. "netdev=eth0\0" \
  136. "nandargs=setenv bootargs root=${nandroot} " \
  137. "rootfstype=${nandrootfstype}\0" \
  138. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  139. "nfsroot=${serverip}:${rootpath}\0" \
  140. "ramargs=setenv bootargs root=/dev/ram rw\0" \
  141. "addip_sta=setenv bootargs ${bootargs} " \
  142. "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
  143. ":${hostname}:${netdev}:off panic=1\0" \
  144. "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
  145. "addip=if test -n ${ipdyn};then run addip_dyn;" \
  146. "else run addip_sta;fi\0" \
  147. "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
  148. "addtty=setenv bootargs ${bootargs}" \
  149. " console=ttyO0,${baudrate}\0" \
  150. "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
  151. "loadaddr=82000000\0" \
  152. "kernel_addr_r=82000000\0" \
  153. "hostname=" CONFIG_HOSTNAME "\0" \
  154. "bootfile=" CONFIG_HOSTNAME "/uImage\0" \
  155. "flash_self=run ramargs addip addtty addmtd addmisc;" \
  156. "bootm ${kernel_addr} ${ramdisk_addr}\0" \
  157. "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
  158. "bootm ${kernel_addr}\0" \
  159. "nandboot=run nandargs addip addtty addmtd addmisc;" \
  160. "nand read ${kernel_addr_r} kernel\0" \
  161. "bootm ${kernel_addr_r}\0" \
  162. "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
  163. "run nfsargs addip addtty addmtd addmisc;" \
  164. "bootm ${kernel_addr_r}\0" \
  165. "net_self=if run net_self_load;then " \
  166. "run ramargs addip addtty addmtd addmisc;" \
  167. "bootm ${kernel_addr_r} ${ramdisk_addr_r};" \
  168. "else echo Images not loades;fi\0" \
  169. "u-boot=" CONFIG_HOSTNAME "/u-boot.img\0" \
  170. "load=tftp ${loadaddr} ${u-boot}\0" \
  171. "loadmlo=tftp ${loadaddr} ${mlo}\0" \
  172. "mlo=" CONFIG_HOSTNAME "/MLO\0" \
  173. "uboot_addr=0x80000\0" \
  174. "update=nandecc sw;nand erase ${uboot_addr} 100000;" \
  175. "nand write ${loadaddr} ${uboot_addr} 80000\0" \
  176. "updatemlo=nandecc hw;nand erase 0 20000;" \
  177. "nand write ${loadaddr} 0 20000\0" \
  178. "upd=if run load;then echo Updating u-boot;if run update;" \
  179. "then echo U-Boot updated;" \
  180. "else echo Error updating u-boot !;" \
  181. "echo Board without bootloader !!;" \
  182. "fi;" \
  183. "else echo U-Boot not downloaded..exiting;fi\0" \
  184. /*
  185. * this is common code for all TAM3517 boards.
  186. * MAC address is stored from manufacturer in
  187. * I2C EEPROM
  188. */
  189. #if !(defined(__KERNEL_STRICT_NAMES) || defined(__ASSEMBLY__))
  190. /*
  191. * The I2C EEPROM on the TAM3517 contains
  192. * mac address and production data
  193. */
  194. struct tam3517_module_info {
  195. char customer[48];
  196. char product[48];
  197. /*
  198. * bit 0~47 : sequence number
  199. * bit 48~55 : week of year, from 0.
  200. * bit 56~63 : year
  201. */
  202. unsigned long long sequence_number;
  203. /*
  204. * bit 0~7 : revision fixed
  205. * bit 8~15 : revision major
  206. * bit 16~31 : TNxxx
  207. */
  208. unsigned int revision;
  209. unsigned char eth_addr[4][8];
  210. unsigned char _rev[100];
  211. };
  212. #define TAM3517_READ_EEPROM(info, ret) \
  213. do { \
  214. i2c_init(CONFIG_SYS_OMAP24_I2C_SPEED, CONFIG_SYS_OMAP24_I2C_SLAVE); \
  215. if (eeprom_read(CONFIG_SYS_I2C_EEPROM_ADDR, 0, \
  216. (void *)info, sizeof(*info))) \
  217. ret = 1; \
  218. else \
  219. ret = 0; \
  220. } while (0)
  221. #define TAM3517_READ_MAC_FROM_EEPROM(info) \
  222. do { \
  223. char buf[80], ethname[20]; \
  224. int i; \
  225. memset(buf, 0, sizeof(buf)); \
  226. for (i = 0 ; i < ARRAY_SIZE((info)->eth_addr); i++) { \
  227. sprintf(buf, "%02X:%02X:%02X:%02X:%02X:%02X", \
  228. (info)->eth_addr[i][5], \
  229. (info)->eth_addr[i][4], \
  230. (info)->eth_addr[i][3], \
  231. (info)->eth_addr[i][2], \
  232. (info)->eth_addr[i][1], \
  233. (info)->eth_addr[i][0]); \
  234. \
  235. if (i) \
  236. sprintf(ethname, "eth%daddr", i); \
  237. else \
  238. strcpy(ethname, "ethaddr"); \
  239. printf("Setting %s from EEPROM with %s\n", ethname, buf);\
  240. env_set(ethname, buf); \
  241. } \
  242. } while (0)
  243. /* The following macros are taken from Technexion's documentation */
  244. #define TAM3517_sequence_number(info) \
  245. ((info)->sequence_number % 0x1000000000000LL)
  246. #define TAM3517_week_of_year(info) (((info)->sequence_number >> 48) % 0x100)
  247. #define TAM3517_year(info) ((info)->sequence_number >> 56)
  248. #define TAM3517_revision_fixed(info) ((info)->revision % 0x100)
  249. #define TAM3517_revision_major(info) (((info)->revision >> 8) % 0x100)
  250. #define TAM3517_revision_tn(info) ((info)->revision >> 16)
  251. #define TAM3517_PRINT_SOM_INFO(info) \
  252. do { \
  253. printf("Vendor:%s\n", (info)->customer); \
  254. printf("SOM: %s\n", (info)->product); \
  255. printf("SeqNr: %02llu%02llu%012llu\n", \
  256. TAM3517_year(info), \
  257. TAM3517_week_of_year(info), \
  258. TAM3517_sequence_number(info)); \
  259. printf("Rev: TN%u %u.%u\n", \
  260. TAM3517_revision_tn(info), \
  261. TAM3517_revision_major(info), \
  262. TAM3517_revision_fixed(info)); \
  263. } while (0)
  264. #endif
  265. #endif /* __TAM3517_H */