omapl138_lcdk.h 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
  4. *
  5. * Based on davinci_dvevm.h. Original Copyrights follow:
  6. *
  7. * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
  8. */
  9. #ifndef __CONFIG_H
  10. #define __CONFIG_H
  11. /*
  12. * Board
  13. */
  14. /*
  15. * SoC Configuration
  16. */
  17. #define CONFIG_MACH_OMAPL138_LCDK
  18. #define CONFIG_SYS_CLK_FREQ clk_get(DAVINCI_ARM_CLKID)
  19. #define CONFIG_SYS_OSCIN_FREQ 24000000
  20. #define CONFIG_SYS_TIMERBASE DAVINCI_TIMER0_BASE
  21. #define CONFIG_SYS_HZ_CLOCK clk_get(DAVINCI_AUXCLK_CLKID)
  22. #define CONFIG_SYS_HZ 1000
  23. #define CONFIG_SKIP_LOWLEVEL_INIT_ONLY
  24. /*
  25. * Memory Info
  26. */
  27. #define CONFIG_SYS_MALLOC_LEN (0x10000 + 1*1024*1024) /* malloc() len */
  28. #define PHYS_SDRAM_1 DAVINCI_DDR_EMIF_DATA_BASE /* DDR Start */
  29. #define PHYS_SDRAM_1_SIZE (128 << 20) /* SDRAM size 128MB */
  30. #define CONFIG_MAX_RAM_BANK_SIZE (512 << 20) /* max size from SPRS586*/
  31. #define CONFIG_SPL_BSS_START_ADDR DAVINCI_DDR_EMIF_DATA_BASE
  32. #define CONFIG_SPL_BSS_MAX_SIZE 0x1080000
  33. /* memtest start addr */
  34. /* memtest will be run on 16MB */
  35. #define CONFIG_SYS_DA850_SYSCFG_SUSPSRC ( \
  36. DAVINCI_SYSCFG_SUSPSRC_TIMER0 | \
  37. DAVINCI_SYSCFG_SUSPSRC_SPI1 | \
  38. DAVINCI_SYSCFG_SUSPSRC_UART2 | \
  39. DAVINCI_SYSCFG_SUSPSRC_EMAC | \
  40. DAVINCI_SYSCFG_SUSPSRC_I2C)
  41. /*
  42. * PLL configuration
  43. */
  44. /* Requires CONFIG_SYS_DA850_PLL0_POSTDIV=0, set in Kconfig */
  45. #define CONFIG_SYS_DA850_PLL0_PLLM 18
  46. #define CONFIG_SYS_DA850_PLL1_PLLM 21
  47. /*
  48. * DDR2 memory configuration
  49. */
  50. #define CONFIG_SYS_DA850_DDR2_DDRPHYCR (DV_DDR_PHY_PWRDNEN | \
  51. DV_DDR_PHY_EXT_STRBEN | \
  52. (0x5 << DV_DDR_PHY_RD_LATENCY_SHIFT))
  53. #define CONFIG_SYS_DA850_DDR2_SDBCR ( \
  54. (1 << DV_DDR_SDCR_DDR2EN_SHIFT) | \
  55. (1 << DV_DDR_SDCR_DDREN_SHIFT) | \
  56. (1 << DV_DDR_SDCR_SDRAMEN_SHIFT) | \
  57. (1 << DV_DDR_SDCR_BUS_WIDTH_SHIFT) | \
  58. (4 << DV_DDR_SDCR_CL_SHIFT) | \
  59. (3 << DV_DDR_SDCR_IBANK_SHIFT) | \
  60. (2 << DV_DDR_SDCR_PAGESIZE_SHIFT))
  61. /* SDBCR2 is only used if IBANK_POS bit in SDBCR is set */
  62. #define CONFIG_SYS_DA850_DDR2_SDBCR2 0
  63. #define CONFIG_SYS_DA850_DDR2_SDTIMR ( \
  64. (19 << DV_DDR_SDTMR1_RFC_SHIFT) | \
  65. (1 << DV_DDR_SDTMR1_RP_SHIFT) | \
  66. (1 << DV_DDR_SDTMR1_RCD_SHIFT) | \
  67. (2 << DV_DDR_SDTMR1_WR_SHIFT) | \
  68. (6 << DV_DDR_SDTMR1_RAS_SHIFT) | \
  69. (8 << DV_DDR_SDTMR1_RC_SHIFT) | \
  70. (1 << DV_DDR_SDTMR1_RRD_SHIFT) | \
  71. (1 << DV_DDR_SDTMR1_WTR_SHIFT))
  72. #define CONFIG_SYS_DA850_DDR2_SDTIMR2 ( \
  73. (7 << DV_DDR_SDTMR2_RASMAX_SHIFT) | \
  74. (2 << DV_DDR_SDTMR2_XP_SHIFT) | \
  75. (0 << DV_DDR_SDTMR2_ODT_SHIFT) | \
  76. (20 << DV_DDR_SDTMR2_XSNR_SHIFT) | \
  77. (199 << DV_DDR_SDTMR2_XSRD_SHIFT) | \
  78. (1 << DV_DDR_SDTMR2_RTP_SHIFT) | \
  79. (2 << DV_DDR_SDTMR2_CKE_SHIFT))
  80. #define CONFIG_SYS_DA850_DDR2_SDRCR 0x00000492
  81. #define CONFIG_SYS_DA850_DDR2_PBBPR 0x30
  82. /*
  83. * Serial Driver info
  84. */
  85. #define CONFIG_SYS_NS16550_CLK clk_get(DAVINCI_UART2_CLKID)
  86. #define CONFIG_SYS_SPI_BASE DAVINCI_SPI1_BASE
  87. #define CONFIG_SYS_SPI_CLK clk_get(DAVINCI_SPI1_CLKID)
  88. /*
  89. * I2C Configuration
  90. */
  91. #define CONFIG_SYS_DAVINCI_I2C_SPEED 25000
  92. #define CONFIG_SYS_DAVINCI_I2C_SLAVE 10 /* Bogus, master-only in U-Boot */
  93. #define CONFIG_SYS_I2C_EXPANDER_ADDR 0x20
  94. /*
  95. * Flash & Environment
  96. */
  97. #ifdef CONFIG_MTD_RAW_NAND
  98. #define CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST
  99. #define CONFIG_SYS_NAND_PAGE_2K
  100. #define CONFIG_SYS_NAND_CS 3
  101. #define CONFIG_SYS_NAND_BASE DAVINCI_ASYNC_EMIF_DATA_CE3_BASE
  102. #define CONFIG_SYS_NAND_MASK_CLE 0x10
  103. #define CONFIG_SYS_NAND_MASK_ALE 0x8
  104. #undef CONFIG_SYS_NAND_HW_ECC
  105. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
  106. #define CONFIG_SYS_NAND_HW_ECC_OOBFIRST
  107. #define CONFIG_NAND_6BYTES_OOB_FREE_10BYTES_ECC
  108. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  109. #define CONFIG_SYS_NAND_PAGE_SIZE (2 << 10)
  110. #define CONFIG_SYS_NAND_BLOCK_SIZE (128 << 10)
  111. #define CONFIG_SYS_NAND_U_BOOT_SIZE SZ_512K
  112. #define CONFIG_SYS_NAND_U_BOOT_DST 0xc1080000
  113. #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_NAND_U_BOOT_DST
  114. #define CONFIG_SYS_NAND_U_BOOT_RELOC_SP (CONFIG_SYS_NAND_U_BOOT_DST - \
  115. CONFIG_SYS_NAND_U_BOOT_SIZE - \
  116. CONFIG_SYS_MALLOC_LEN - \
  117. GENERATED_GBL_DATA_SIZE)
  118. #define CONFIG_SYS_NAND_ECCPOS { \
  119. 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, \
  120. 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, \
  121. 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, \
  122. 54, 55, 56, 57, 58, 59, 60, 61, 62, 63 }
  123. #define CONFIG_SYS_NAND_PAGE_COUNT 64
  124. #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
  125. #define CONFIG_SYS_NAND_ECCSIZE 512
  126. #define CONFIG_SYS_NAND_ECCBYTES 10
  127. #define CONFIG_SYS_NAND_OOBSIZE 64
  128. #define CONFIG_SPL_NAND_LOAD
  129. #endif
  130. /*
  131. * Network & Ethernet Configuration
  132. */
  133. #ifdef CONFIG_DRIVER_TI_EMAC
  134. #define CONFIG_NET_RETRY_COUNT 10
  135. #endif
  136. /*
  137. * U-Boot general configuration
  138. */
  139. #define CONFIG_BOOTFILE "zImage" /* Boot file name */
  140. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  141. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Args Buffer Size */
  142. #define CONFIG_SYS_LOAD_ADDR (PHYS_SDRAM_1 + 0x700000)
  143. /*
  144. * USB Configs
  145. */
  146. #define CONFIG_USB_OHCI_NEW
  147. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
  148. /*
  149. * Linux Information
  150. */
  151. #define LINUX_BOOT_PARAM_ADDR (PHYS_SDRAM_1 + 0x100)
  152. #define CONFIG_CMDLINE_TAG
  153. #define CONFIG_REVISION_TAG
  154. #define CONFIG_SETUP_MEMORY_TAGS
  155. #define CONFIG_BOOTCOMMAND \
  156. "run envboot; " \
  157. "run mmcboot; "
  158. #define DEFAULT_LINUX_BOOT_ENV \
  159. "loadaddr=0xc0700000\0" \
  160. "fdtaddr=0xc0600000\0" \
  161. "scriptaddr=0xc0600000\0"
  162. #include <environment/ti/mmc.h>
  163. #define CONFIG_EXTRA_ENV_SETTINGS \
  164. DEFAULT_LINUX_BOOT_ENV \
  165. DEFAULT_MMC_TI_ARGS \
  166. "bootpart=0:2\0" \
  167. "bootdir=/boot\0" \
  168. "bootfile=zImage\0" \
  169. "fdtfile=da850-lcdk.dtb\0" \
  170. "boot_fdt=yes\0" \
  171. "boot_fit=0\0" \
  172. "console=ttyS2,115200n8\0"
  173. #ifdef CONFIG_CMD_BDI
  174. #define CONFIG_CLOCKS
  175. #endif
  176. /* SD/MMC */
  177. /* defines for SPL */
  178. #define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SYS_TEXT_BASE - \
  179. CONFIG_SYS_MALLOC_LEN)
  180. #define CONFIG_SYS_SPL_MALLOC_SIZE CONFIG_SYS_MALLOC_LEN
  181. #define CONFIG_SPL_STACK 0x8001ff00
  182. #define CONFIG_SPL_MAX_FOOTPRINT 32768
  183. #define CONFIG_SPL_PAD_TO 32768
  184. /* additions for new relocation code, must added to all boards */
  185. #define CONFIG_SYS_SDRAM_BASE 0xc0000000
  186. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 - /* Fix this */ \
  187. GENERATED_GBL_DATA_SIZE)
  188. #include <asm/arch/hardware.h>
  189. #endif /* __CONFIG_H */