123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533 |
- /* SPDX-License-Identifier: GPL-2.0+ */
- /*
- * Copyright 2017, 2020 NXP
- */
- #ifndef __LS1088A_RDB_H
- #define __LS1088A_RDB_H
- #include "ls1088a_common.h"
- #if defined(CONFIG_TFABOOT) || \
- defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
- #ifndef CONFIG_SPL_BUILD
- #define CONFIG_QIXIS_I2C_ACCESS
- #endif
- #define SYS_NO_FLASH
- #endif
- #define CONFIG_SYS_CLK_FREQ 100000000
- #define CONFIG_DDR_CLK_FREQ 100000000
- #define COUNTER_FREQUENCY_REAL 25000000 /* 25MHz */
- #define COUNTER_FREQUENCY 25000000 /* 25MHz */
- #define CONFIG_DDR_SPD
- #ifdef CONFIG_EMU
- #define CONFIG_SYS_FSL_DDR_EMU
- #define CONFIG_SYS_MXC_I2C1_SPEED 40000000
- #define CONFIG_SYS_MXC_I2C2_SPEED 40000000
- #else
- #define CONFIG_DDR_ECC
- #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
- #define CONFIG_MEM_INIT_VALUE 0xdeadbeef
- #endif
- #define SPD_EEPROM_ADDRESS 0x51
- #define CONFIG_SYS_SPD_BUS_NUM 0 /* SPD on I2C bus 0 */
- #define CONFIG_DIMM_SLOTS_PER_CTLR 1
- #if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
- #define CONFIG_SYS_NOR0_CSPR_EXT (0x0)
- #define CONFIG_SYS_NOR_AMASK IFC_AMASK(128 * 1024 * 1024)
- #define CONFIG_SYS_NOR_AMASK_EARLY IFC_AMASK(64 * 1024 * 1024)
- #define CONFIG_SYS_NOR0_CSPR \
- (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
- CSPR_PORT_SIZE_16 | \
- CSPR_MSEL_NOR | \
- CSPR_V)
- #define CONFIG_SYS_NOR0_CSPR_EARLY \
- (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS_EARLY) | \
- CSPR_PORT_SIZE_16 | \
- CSPR_MSEL_NOR | \
- CSPR_V)
- #define CONFIG_SYS_NOR_CSOR CSOR_NOR_ADM_SHIFT(6)
- #define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x1) | \
- FTIM0_NOR_TEADC(0x1) | \
- FTIM0_NOR_TEAHC(0x1))
- #define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x1) | \
- FTIM1_NOR_TRAD_NOR(0x1))
- #define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x0) | \
- FTIM2_NOR_TCH(0x0) | \
- FTIM2_NOR_TWP(0x1))
- #define CONFIG_SYS_NOR_FTIM3 0x04000000
- #define CONFIG_SYS_IFC_CCR 0x01000000
- #ifndef SYS_NO_FLASH
- #define CONFIG_SYS_FLASH_QUIET_TEST
- #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
- #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
- #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
- #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
- #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
- #define CONFIG_SYS_FLASH_EMPTY_INFO
- #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
- #endif
- #endif
- #ifndef SPL_NO_IFC
- #define CONFIG_NAND_FSL_IFC
- #endif
- #define CONFIG_SYS_NAND_MAX_ECCPOS 256
- #define CONFIG_SYS_NAND_MAX_OOBFREE 2
- #define CONFIG_SYS_NAND_CSPR_EXT (0x0)
- #define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
- | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \
- | CSPR_MSEL_NAND /* MSEL = NAND */ \
- | CSPR_V)
- #define CONFIG_SYS_NAND_AMASK IFC_AMASK(64 * 1024)
- #define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
- | CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
- | CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
- | CSOR_NAND_RAL_3 /* RAL = 3Byes */ \
- | CSOR_NAND_PGS_2K /* Page Size = 2K */ \
- | CSOR_NAND_SPRZ_64/* Spare size = 64 */ \
- | CSOR_NAND_PB(64)) /*Pages Per Block = 64*/
- #define CONFIG_SYS_NAND_ONFI_DETECTION
- /* ONFI NAND Flash mode0 Timing Params */
- #define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \
- FTIM0_NAND_TWP(0x18) | \
- FTIM0_NAND_TWCHT(0x07) | \
- FTIM0_NAND_TWH(0x0a))
- #define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
- FTIM1_NAND_TWBE(0x39) | \
- FTIM1_NAND_TRR(0x0e) | \
- FTIM1_NAND_TRP(0x18))
- #define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \
- FTIM2_NAND_TREH(0x0a) | \
- FTIM2_NAND_TWHRE(0x1e))
- #define CONFIG_SYS_NAND_FTIM3 0x0
- #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
- #define CONFIG_SYS_MAX_NAND_DEVICE 1
- #define CONFIG_MTD_NAND_VERIFY_WRITE
- #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
- #ifndef SPL_NO_QIXIS
- #define CONFIG_FSL_QIXIS
- #endif
- #define CONFIG_SYS_I2C_FPGA_ADDR 0x66
- #define QIXIS_BRDCFG4_OFFSET 0x54
- #define QIXIS_LBMAP_SWITCH 2
- #define QIXIS_QMAP_MASK 0xe0
- #define QIXIS_QMAP_SHIFT 5
- #define QIXIS_LBMAP_MASK 0x1f
- #define QIXIS_LBMAP_SHIFT 5
- #define QIXIS_LBMAP_DFLTBANK 0x00
- #define QIXIS_LBMAP_ALTBANK 0x20
- #define QIXIS_LBMAP_SD 0x00
- #define QIXIS_LBMAP_EMMC 0x00
- #define QIXIS_LBMAP_SD_QSPI 0x00
- #define QIXIS_LBMAP_QSPI 0x00
- #define QIXIS_RCW_SRC_SD 0x40
- #define QIXIS_RCW_SRC_EMMC 0x41
- #define QIXIS_RCW_SRC_QSPI 0x62
- #define QIXIS_RST_CTL_RESET 0x31
- #define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
- #define QIXIS_RCFG_CTL_RECONFIG_START 0x21
- #define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
- #define QIXIS_RST_FORCE_MEM 0x01
- #define CONFIG_SYS_FPGA_CSPR_EXT (0x0)
- #define CONFIG_SYS_FPGA_CSPR (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS_EARLY) \
- | CSPR_PORT_SIZE_8 \
- | CSPR_MSEL_GPCM \
- | CSPR_V)
- #define SYS_FPGA_CSPR_FINAL (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) \
- | CSPR_PORT_SIZE_8 \
- | CSPR_MSEL_GPCM \
- | CSPR_V)
- #define CONFIG_SYS_FPGA_AMASK IFC_AMASK(64*1024)
- #define CONFIG_SYS_FPGA_CSOR CSOR_GPCM_ADM_SHIFT(0)
- /* QIXIS Timing parameters*/
- #define SYS_FPGA_CS_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
- FTIM0_GPCM_TEADC(0x0e) | \
- FTIM0_GPCM_TEAHC(0x0e))
- #define SYS_FPGA_CS_FTIM1 (FTIM1_GPCM_TACO(0xff) | \
- FTIM1_GPCM_TRAD(0x3f))
- #define SYS_FPGA_CS_FTIM2 (FTIM2_GPCM_TCS(0xf) | \
- FTIM2_GPCM_TCH(0xf) | \
- FTIM2_GPCM_TWP(0x3E))
- #define SYS_FPGA_CS_FTIM3 0x0
- #if defined(CONFIG_TFABOOT) || \
- defined(CONFIG_QSPI_BOOT) || defined(CONFIG_SD_BOOT_QSPI)
- #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
- #define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
- #define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
- #define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
- #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
- #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
- #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
- #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
- #define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_FPGA_CSPR_EXT
- #define CONFIG_SYS_CSPR2 CONFIG_SYS_FPGA_CSPR
- #define CONFIG_SYS_CSPR2_FINAL SYS_FPGA_CSPR_FINAL
- #define CONFIG_SYS_AMASK2 CONFIG_SYS_FPGA_AMASK
- #define CONFIG_SYS_CSOR2 CONFIG_SYS_FPGA_CSOR
- #define CONFIG_SYS_CS2_FTIM0 SYS_FPGA_CS_FTIM0
- #define CONFIG_SYS_CS2_FTIM1 SYS_FPGA_CS_FTIM1
- #define CONFIG_SYS_CS2_FTIM2 SYS_FPGA_CS_FTIM2
- #define CONFIG_SYS_CS2_FTIM3 SYS_FPGA_CS_FTIM3
- #else
- #define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
- #define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR_EARLY
- #define CONFIG_SYS_CSPR0_FINAL CONFIG_SYS_NOR0_CSPR
- #define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
- #define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
- #define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
- #define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
- #define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
- #define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
- #endif
- #define CONFIG_SYS_LS_MC_BOOT_TIMEOUT_MS 5000
- #define I2C_MUX_CH_VOL_MONITOR 0xA
- /* Voltage monitor on channel 2*/
- #define I2C_VOL_MONITOR_ADDR 0x63
- #define I2C_VOL_MONITOR_BUS_V_OFFSET 0x2
- #define I2C_VOL_MONITOR_BUS_V_OVF 0x1
- #define I2C_VOL_MONITOR_BUS_V_SHIFT 3
- #define I2C_SVDD_MONITOR_ADDR 0x4F
- #define CONFIG_VID_FLS_ENV "ls1088ardb_vdd_mv"
- #define CONFIG_VID
- /* The lowest and highest voltage allowed for LS1088ARDB */
- #define VDD_MV_MIN 819
- #define VDD_MV_MAX 1212
- #define CONFIG_VOL_MONITOR_LTC3882_SET
- #define CONFIG_VOL_MONITOR_LTC3882_READ
- /* PM Bus commands code for LTC3882*/
- #define PMBUS_CMD_PAGE 0x0
- #define PMBUS_CMD_READ_VOUT 0x8B
- #define PMBUS_CMD_PAGE_PLUS_WRITE 0x05
- #define PMBUS_CMD_VOUT_COMMAND 0x21
- #define PWM_CHANNEL0 0x0
- /*
- * I2C bus multiplexer
- */
- #define I2C_MUX_PCA_ADDR_PRI 0x77
- #define I2C_MUX_PCA_ADDR_SEC 0x76 /* Secondary multiplexer */
- #define I2C_RETIMER_ADDR 0x18
- #define I2C_MUX_CH_DEFAULT 0x8
- #define I2C_MUX_CH5 0xD
- #ifndef SPL_NO_RTC
- /*
- * RTC configuration
- */
- #define RTC
- #define CONFIG_SYS_I2C_RTC_ADDR 0x51 /* Channel 3*/
- #endif
- /* EEPROM */
- #define CONFIG_ID_EEPROM
- #define CONFIG_SYS_I2C_EEPROM_NXID
- #define CONFIG_SYS_EEPROM_BUS_NUM 0
- #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
- #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
- #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
- #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
- #ifdef CONFIG_SPL_BUILD
- #define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE
- #else
- #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
- #endif
- #define CONFIG_FSL_MEMAC
- #ifndef SPL_NO_ENV
- /* Initial environment variables */
- #ifdef CONFIG_TFABOOT
- #define QSPI_MC_INIT_CMD \
- "sf probe 0:0;sf read 0x80000000 0xA00000 0x100000;" \
- "sf read 0x80100000 0xE00000 0x100000;" \
- "env exists secureboot && " \
- "sf read 0x80640000 0x640000 0x40000 && " \
- "sf read 0x80680000 0x680000 0x40000 && " \
- "esbc_validate 0x80640000 && " \
- "esbc_validate 0x80680000 ;" \
- "fsl_mc start mc 0x80000000 0x80100000\0"
- #define SD_MC_INIT_CMD \
- "mmcinfo;mmc read 0x80000000 0x5000 0x800;" \
- "mmc read 0x80100000 0x7000 0x800;" \
- "env exists secureboot && " \
- "mmc read 0x80640000 0x3200 0x20 && " \
- "mmc read 0x80680000 0x3400 0x20 && " \
- "esbc_validate 0x80640000 && " \
- "esbc_validate 0x80680000 ;" \
- "fsl_mc start mc 0x80000000 0x80100000\0"
- #else
- #if defined(CONFIG_QSPI_BOOT)
- #define MC_INIT_CMD \
- "mcinitcmd=sf probe 0:0;sf read 0x80000000 0xA00000 0x100000;" \
- "sf read 0x80100000 0xE00000 0x100000;" \
- "env exists secureboot && " \
- "sf read 0x80640000 0x640000 0x40000 && " \
- "sf read 0x80680000 0x680000 0x40000 && " \
- "esbc_validate 0x80640000 && " \
- "esbc_validate 0x80680000 ;" \
- "fsl_mc start mc 0x80000000 0x80100000\0" \
- "mcmemsize=0x70000000\0"
- #elif defined(CONFIG_SD_BOOT)
- #define MC_INIT_CMD \
- "mcinitcmd=mmcinfo;mmc read 0x80000000 0x5000 0x800;" \
- "mmc read 0x80100000 0x7000 0x800;" \
- "env exists secureboot && " \
- "mmc read 0x80640000 0x3200 0x20 && " \
- "mmc read 0x80680000 0x3400 0x20 && " \
- "esbc_validate 0x80640000 && " \
- "esbc_validate 0x80680000 ;" \
- "fsl_mc start mc 0x80000000 0x80100000\0" \
- "mcmemsize=0x70000000\0"
- #endif
- #endif /* CONFIG_TFABOOT */
- #undef CONFIG_EXTRA_ENV_SETTINGS
- #ifdef CONFIG_TFABOOT
- #define CONFIG_EXTRA_ENV_SETTINGS \
- "BOARD=ls1088ardb\0" \
- "hwconfig=fsl_ddr:bank_intlv=auto\0" \
- "ramdisk_addr=0x800000\0" \
- "ramdisk_size=0x2000000\0" \
- "fdt_high=0xa0000000\0" \
- "initrd_high=0xffffffffffffffff\0" \
- "fdt_addr=0x64f00000\0" \
- "kernel_addr=0x1000000\0" \
- "kernel_addr_sd=0x8000\0" \
- "kernelhdr_addr_sd=0x3000\0" \
- "kernel_start=0x580100000\0" \
- "kernelheader_start=0x580600000\0" \
- "scriptaddr=0x80000000\0" \
- "scripthdraddr=0x80080000\0" \
- "fdtheader_addr_r=0x80100000\0" \
- "kernelheader_addr=0x600000\0" \
- "kernelheader_addr_r=0x80200000\0" \
- "kernel_addr_r=0x81000000\0" \
- "kernelheader_size=0x40000\0" \
- "fdt_addr_r=0x90000000\0" \
- "load_addr=0xa0000000\0" \
- "kernel_size=0x2800000\0" \
- "kernel_size_sd=0x14000\0" \
- "kernelhdr_size_sd=0x20\0" \
- QSPI_MC_INIT_CMD \
- "mcmemsize=0x70000000\0" \
- BOOTENV \
- "boot_scripts=ls1088ardb_boot.scr\0" \
- "boot_script_hdr=hdr_ls1088ardb_bs.out\0" \
- "scan_dev_for_boot_part=" \
- "part list ${devtype} ${devnum} devplist; " \
- "env exists devplist || setenv devplist 1; " \
- "for distro_bootpart in ${devplist}; do " \
- "if fstype ${devtype} " \
- "${devnum}:${distro_bootpart} " \
- "bootfstype; then " \
- "run scan_dev_for_boot; " \
- "fi; " \
- "done\0" \
- "boot_a_script=" \
- "load ${devtype} ${devnum}:${distro_bootpart} " \
- "${scriptaddr} ${prefix}${script}; " \
- "env exists secureboot && load ${devtype} " \
- "${devnum}:${distro_bootpart} " \
- "${scripthdraddr} ${prefix}${boot_script_hdr}; "\
- "env exists secureboot " \
- "&& esbc_validate ${scripthdraddr};" \
- "source ${scriptaddr}\0" \
- "installer=load mmc 0:2 $load_addr " \
- "/flex_installer_arm64.itb; " \
- "env exists mcinitcmd && run mcinitcmd && " \
- "mmc read 0x80001000 0x6800 0x800;" \
- "fsl_mc lazyapply dpl 0x80001000;" \
- "bootm $load_addr#ls1088ardb\0" \
- "qspi_bootcmd=echo Trying load from qspi..;" \
- "sf probe && sf read $load_addr " \
- "$kernel_addr $kernel_size ; env exists secureboot " \
- "&& sf read $kernelheader_addr_r $kernelheader_addr " \
- "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
- "bootm $load_addr#$BOARD\0" \
- "sd_bootcmd=echo Trying load from sd card..;" \
- "mmcinfo; mmc read $load_addr " \
- "$kernel_addr_sd $kernel_size_sd ;" \
- "env exists secureboot && mmc read $kernelheader_addr_r "\
- "$kernelhdr_addr_sd $kernelhdr_size_sd " \
- " && esbc_validate ${kernelheader_addr_r};" \
- "bootm $load_addr#$BOARD\0"
- #else
- #define CONFIG_EXTRA_ENV_SETTINGS \
- "BOARD=ls1088ardb\0" \
- "hwconfig=fsl_ddr:bank_intlv=auto\0" \
- "ramdisk_addr=0x800000\0" \
- "ramdisk_size=0x2000000\0" \
- "fdt_high=0xa0000000\0" \
- "initrd_high=0xffffffffffffffff\0" \
- "fdt_addr=0x64f00000\0" \
- "kernel_addr=0x1000000\0" \
- "kernel_addr_sd=0x8000\0" \
- "kernelhdr_addr_sd=0x3000\0" \
- "kernel_start=0x580100000\0" \
- "kernelheader_start=0x580800000\0" \
- "scriptaddr=0x80000000\0" \
- "scripthdraddr=0x80080000\0" \
- "fdtheader_addr_r=0x80100000\0" \
- "kernelheader_addr=0x600000\0" \
- "kernelheader_addr_r=0x80200000\0" \
- "kernel_addr_r=0x81000000\0" \
- "kernelheader_size=0x40000\0" \
- "fdt_addr_r=0x90000000\0" \
- "load_addr=0xa0000000\0" \
- "kernel_size=0x2800000\0" \
- "kernel_size_sd=0x14000\0" \
- "kernelhdr_size_sd=0x20\0" \
- MC_INIT_CMD \
- BOOTENV \
- "boot_scripts=ls1088ardb_boot.scr\0" \
- "boot_script_hdr=hdr_ls1088ardb_bs.out\0" \
- "scan_dev_for_boot_part=" \
- "part list ${devtype} ${devnum} devplist; " \
- "env exists devplist || setenv devplist 1; " \
- "for distro_bootpart in ${devplist}; do " \
- "if fstype ${devtype} " \
- "${devnum}:${distro_bootpart} " \
- "bootfstype; then " \
- "run scan_dev_for_boot; " \
- "fi; " \
- "done\0" \
- "boot_a_script=" \
- "load ${devtype} ${devnum}:${distro_bootpart} " \
- "${scriptaddr} ${prefix}${script}; " \
- "env exists secureboot && load ${devtype} " \
- "${devnum}:${distro_bootpart} " \
- "${scripthdraddr} ${prefix}${boot_script_hdr} " \
- "&& esbc_validate ${scripthdraddr};" \
- "source ${scriptaddr}\0" \
- "installer=load mmc 0:2 $load_addr " \
- "/flex_installer_arm64.itb; " \
- "env exists mcinitcmd && run mcinitcmd && " \
- "mmc read 0x80001000 0x6800 0x800;" \
- "fsl_mc lazyapply dpl 0x80001000;" \
- "bootm $load_addr#ls1088ardb\0" \
- "qspi_bootcmd=echo Trying load from qspi..;" \
- "sf probe && sf read $load_addr " \
- "$kernel_addr $kernel_size ; env exists secureboot " \
- "&& sf read $kernelheader_addr_r $kernelheader_addr " \
- "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
- "bootm $load_addr#$BOARD\0" \
- "sd_bootcmd=echo Trying load from sd card..;" \
- "mmcinfo; mmc read $load_addr " \
- "$kernel_addr_sd $kernel_size_sd ;" \
- "env exists secureboot && mmc read $kernelheader_addr_r "\
- "$kernelhdr_addr_sd $kernelhdr_size_sd " \
- " && esbc_validate ${kernelheader_addr_r};" \
- "bootm $load_addr#$BOARD\0"
- #endif /* CONFIG_TFABOOT */
- #undef CONFIG_BOOTCOMMAND
- #ifdef CONFIG_TFABOOT
- #define QSPI_NOR_BOOTCOMMAND \
- "sf read 0x80001000 0xd00000 0x100000;" \
- "env exists mcinitcmd && env exists secureboot " \
- " && sf read 0x806C0000 0x6C0000 0x100000 " \
- "&& esbc_validate 0x806C0000;env exists mcinitcmd " \
- "&& fsl_mc lazyapply dpl 0x80001000;" \
- "run distro_bootcmd;run qspi_bootcmd;" \
- "env exists secureboot && esbc_halt;"
- #define SD_BOOTCOMMAND \
- "env exists mcinitcmd && mmcinfo; " \
- "mmc read 0x80001000 0x6800 0x800; " \
- "env exists mcinitcmd && env exists secureboot " \
- " && mmc read 0x806C0000 0x3600 0x20 " \
- "&& esbc_validate 0x806C0000;env exists mcinitcmd " \
- "&& fsl_mc lazyapply dpl 0x80001000;" \
- "run distro_bootcmd;run sd_bootcmd;" \
- "env exists secureboot && esbc_halt;"
- #else
- #if defined(CONFIG_QSPI_BOOT)
- /* Try to boot an on-QSPI kernel first, then do normal distro boot */
- #define CONFIG_BOOTCOMMAND \
- "sf read 0x80001000 0xd00000 0x100000;" \
- "env exists mcinitcmd && env exists secureboot " \
- " && sf read 0x806C0000 0x6C0000 0x100000 " \
- "&& esbc_validate 0x806C0000;env exists mcinitcmd " \
- "&& fsl_mc lazyapply dpl 0x80001000;" \
- "run distro_bootcmd;run qspi_bootcmd;" \
- "env exists secureboot && esbc_halt;"
- /* Try to boot an on-SD kernel first, then do normal distro boot */
- #elif defined(CONFIG_SD_BOOT)
- #define CONFIG_BOOTCOMMAND \
- "env exists mcinitcmd && mmcinfo; " \
- "mmc read 0x80001000 0x6800 0x800; " \
- "env exists mcinitcmd && env exists secureboot " \
- " && mmc read 0x806C0000 0x3600 0x20 " \
- "&& esbc_validate 0x806C0000;env exists mcinitcmd " \
- "&& fsl_mc lazyapply dpl 0x80001000;" \
- "run distro_bootcmd;run sd_bootcmd;" \
- "env exists secureboot && esbc_halt;"
- #endif
- #endif /* CONFIG_TFABOOT */
- /* MAC/PHY configuration */
- #ifdef CONFIG_FSL_MC_ENET
- #define AQ_PHY_ADDR1 0x00
- #define AQR105_IRQ_MASK 0x00000004
- #define QSGMII1_PORT1_PHY_ADDR 0x0c
- #define QSGMII1_PORT2_PHY_ADDR 0x0d
- #define QSGMII1_PORT3_PHY_ADDR 0x0e
- #define QSGMII1_PORT4_PHY_ADDR 0x0f
- #define QSGMII2_PORT1_PHY_ADDR 0x1c
- #define QSGMII2_PORT2_PHY_ADDR 0x1d
- #define QSGMII2_PORT3_PHY_ADDR 0x1e
- #define QSGMII2_PORT4_PHY_ADDR 0x1f
- #define CONFIG_ETHPRIME "DPMAC1@xgmii"
- #define CONFIG_PHY_GIGE
- #endif
- #endif
- /* MMC */
- #ifdef CONFIG_MMC
- #define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
- #endif
- #ifndef SPL_NO_ENV
- #define BOOT_TARGET_DEVICES(func) \
- func(MMC, mmc, 0) \
- func(USB, usb, 0) \
- func(SCSI, scsi, 0) \
- func(DHCP, dhcp, na)
- #include <config_distro_bootcmd.h>
- #endif
- #include <asm/fsl_secure_boot.h>
- #endif /* __LS1088A_RDB_H */
|