123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119 |
- /* SPDX-License-Identifier: GPL-2.0+ */
- /*
- * Copyright (C) 2020 Synopsys, Inc. All rights reserved.
- * Author: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
- */
- #ifndef _CONFIG_HSDK_H_
- #define _CONFIG_HSDK_H_
- #include <linux/sizes.h>
- /*
- * CPU configuration
- */
- #define NR_CPUS 4
- #define ARC_PERIPHERAL_BASE 0xF0000000
- #define ARC_DWMMC_BASE (ARC_PERIPHERAL_BASE + 0xA000)
- #define ARC_DWGMAC_BASE (ARC_PERIPHERAL_BASE + 0x18000)
- /*
- * Memory configuration
- */
- #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
- #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000
- #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
- #define CONFIG_SYS_SDRAM_SIZE SZ_1G
- #define CONFIG_SYS_INIT_SP_ADDR \
- (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
- #define CONFIG_SYS_MALLOC_LEN SZ_2M
- #define CONFIG_SYS_BOOTM_LEN SZ_128M
- #define CONFIG_SYS_LOAD_ADDR 0x82000000
- /*
- * UART configuration
- */
- #define CONFIG_SYS_NS16550_SERIAL
- #define CONFIG_SYS_NS16550_CLK 33330000
- #define CONFIG_SYS_NS16550_MEM32
- /*
- * Ethernet PHY configuration
- */
- /*
- * USB 1.1 configuration
- */
- #define CONFIG_USB_OHCI_NEW
- #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
- /*
- * Environment settings
- */
- #define CONFIG_EXTRA_ENV_SETTINGS \
- "upgrade=if mmc rescan && " \
- "fatload mmc 0:1 ${loadaddr} u-boot-update.scr && " \
- "iminfo ${loadaddr} && source ${loadaddr}; then; else echo " \
- "\"Fail to upgrade.\n" \
- "Do you have u-boot-update.scr and u-boot.head on first (FAT) SD card partition?\"" \
- "; fi\0" \
- "core_mask=0xF\0" \
- "hsdk_hs45d=setenv core_mask 0x2; setenv haps_apb_location 0x1; \
- setenv l2_cache_ena 0x0; setenv icache_ena 0x0; setenv csm_location 0x10; \
- setenv dcache_ena 0x0; setenv core_iccm_1 0x7; \
- setenv core_dccm_1 0x8; setenv non_volatile_limit 0xF;\0" \
- "hsdk_hs47d=setenv core_mask 0x1; setenv haps_apb_location 0x1; \
- setenv l2_cache_ena 0x0; setenv icache_ena 0x1; setenv csm_location 0x10; \
- setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
- setenv core_dccm_0 0x10; setenv non_volatile_limit 0xF;\0" \
- "hsdk_hs47d_ccm=setenv core_mask 0x2; setenv haps_apb_location 0x1; \
- setenv l2_cache_ena 0x0; setenv icache_ena 0x1; setenv csm_location 0x10; \
- setenv dcache_ena 0x1; setenv core_iccm_1 0x7; \
- setenv core_dccm_1 0x8; setenv non_volatile_limit 0xF;\0" \
- "hsdk_hs48=setenv core_mask 0x1; setenv haps_apb_location 0x1; \
- setenv l2_cache_ena 0x1; setenv icache_ena 0x1; setenv csm_location 0x10; \
- setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
- setenv core_dccm_0 0x10; setenv non_volatile_limit 0xF;\0" \
- "hsdk_hs48_ccm=setenv core_mask 0x2; setenv haps_apb_location 0x1; \
- setenv l2_cache_ena 0x1; setenv icache_ena 0x1; setenv csm_location 0x10; \
- setenv dcache_ena 0x1; setenv core_iccm_1 0x7; \
- setenv core_dccm_1 0x8; setenv non_volatile_limit 0xF;\0" \
- "hsdk_hs48x2=run hsdk_hs47dx2;\0" \
- "hsdk_hs47dx2=setenv core_mask 0x3; setenv haps_apb_location 0x1; \
- setenv l2_cache_ena 0x1; setenv icache_ena 0x1; setenv csm_location 0x10; \
- setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
- setenv core_dccm_0 0x10; setenv non_volatile_limit 0xF; \
- setenv core_iccm_1 0x6; setenv core_dccm_1 0x6;\0" \
- "hsdk_hs48x3=run hsdk_hs47dx3;\0" \
- "hsdk_hs47dx3=setenv core_mask 0x7; setenv haps_apb_location 0x1; \
- setenv l2_cache_ena 0x1; setenv icache_ena 0x1; setenv csm_location 0x10; \
- setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
- setenv core_dccm_0 0x10; setenv non_volatile_limit 0xF; \
- setenv core_iccm_1 0x6; setenv core_dccm_1 0x6; \
- setenv core_iccm_2 0x10; setenv core_dccm_2 0x10;\0" \
- "hsdk_hs48x4=run hsdk_hs47dx4;\0" \
- "hsdk_hs47dx4=setenv core_mask 0xF; setenv haps_apb_location 0x1; \
- setenv l2_cache_ena 0x1; setenv icache_ena 0x1; setenv csm_location 0x10; \
- setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
- setenv core_dccm_0 0x10; setenv non_volatile_limit 0xF; \
- setenv core_iccm_1 0x6; setenv core_dccm_1 0x6; \
- setenv core_iccm_2 0x10; setenv core_dccm_2 0x10; \
- setenv core_iccm_3 0x6; setenv core_dccm_3 0x6;\0"
- /*
- * Environment configuration
- */
- #define CONFIG_BOOTFILE "uImage"
- #define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR
- /* Cli configuration */
- #define CONFIG_SYS_CBSIZE SZ_2K
- /*
- * Callback configuration
- */
- #endif /* _CONFIG_HSDK_H_ */
|