MPC8568MDS.h 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2004-2007, 2010-2011 Freescale Semiconductor.
  4. */
  5. /*
  6. * mpc8568mds board configuration file
  7. */
  8. #ifndef __CONFIG_H
  9. #define __CONFIG_H
  10. #define CONFIG_SYS_SRIO
  11. #define CONFIG_SRIO1 /* SRIO port 1 */
  12. #define CONFIG_PCI1 1 /* PCI controller */
  13. #define CONFIG_PCIE1 1 /* PCIE controller */
  14. #define CONFIG_FSL_PCI_INIT 1 /* use common fsl pci init code */
  15. #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
  16. #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
  17. #ifndef __ASSEMBLY__
  18. extern unsigned long get_clock_freq(void);
  19. #endif /*Replace a call to get_clock_freq (after it is implemented)*/
  20. #define CONFIG_SYS_CLK_FREQ 66000000 /*TODO: restore if wanting to read from BCSR: get_clock_freq()*/ /* sysclk for MPC85xx */
  21. /*
  22. * These can be toggled for performance analysis, otherwise use default.
  23. */
  24. #define CONFIG_L2_CACHE /* toggle L2 cache */
  25. #define CONFIG_BTB /* toggle branch predition */
  26. /*
  27. * Only possible on E500 Version 2 or newer cores.
  28. */
  29. #define CONFIG_ENABLE_36BIT_PHYS 1
  30. #define CONFIG_SYS_CCSRBAR 0xe0000000
  31. #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
  32. /* DDR Setup */
  33. #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/
  34. #define CONFIG_DDR_SPD
  35. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
  36. #define CONFIG_MEM_INIT_VALUE 0xDeadBeef
  37. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/
  38. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  39. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  40. #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
  41. /* I2C addresses of SPD EEPROMs */
  42. #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */
  43. /* Make sure required options are set */
  44. #ifndef CONFIG_SPD_EEPROM
  45. #error ("CONFIG_SPD_EEPROM is required")
  46. #endif
  47. /*
  48. * Local Bus Definitions
  49. */
  50. /*
  51. * FLASH on the Local Bus
  52. * Two banks, 8M each, using the CFI driver.
  53. * Boot from BR0/OR0 bank at 0xff00_0000
  54. * Alternate BR1/OR1 bank at 0xff80_0000
  55. *
  56. * BR0, BR1:
  57. * Base address 0 = 0xff00_0000 = BR0[0:16] = 1111 1111 0000 0000 0
  58. * Base address 1 = 0xff80_0000 = BR1[0:16] = 1111 1111 1000 0000 0
  59. * Port Size = 16 bits = BRx[19:20] = 10
  60. * Use GPCM = BRx[24:26] = 000
  61. * Valid = BRx[31] = 1
  62. *
  63. * 0 4 8 12 16 20 24 28
  64. * 1111 1111 1000 0000 0001 0000 0000 0001 = ff801001 BR0
  65. * 1111 1111 0000 0000 0001 0000 0000 0001 = ff001001 BR1
  66. *
  67. * OR0, OR1:
  68. * Addr Mask = 8M = ORx[0:16] = 1111 1111 1000 0000 0
  69. * Reserved ORx[17:18] = 11, confusion here?
  70. * CSNT = ORx[20] = 1
  71. * ACS = half cycle delay = ORx[21:22] = 11
  72. * SCY = 6 = ORx[24:27] = 0110
  73. * TRLX = use relaxed timing = ORx[29] = 1
  74. * EAD = use external address latch delay = OR[31] = 1
  75. *
  76. * 0 4 8 12 16 20 24 28
  77. * 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 ORx
  78. */
  79. #define CONFIG_SYS_BCSR_BASE 0xf8000000
  80. #define CONFIG_SYS_FLASH_BASE 0xfe000000 /* start of FLASH 32M */
  81. /*Chip select 0 - Flash*/
  82. #define CONFIG_SYS_BR0_PRELIM 0xfe001001
  83. #define CONFIG_SYS_OR0_PRELIM 0xfe006ff7
  84. /*Chip slelect 1 - BCSR*/
  85. #define CONFIG_SYS_BR1_PRELIM 0xf8000801
  86. #define CONFIG_SYS_OR1_PRELIM 0xffffe9f7
  87. /*#define CONFIG_SYS_FLASH_BANKS_LIST {0xff800000, CONFIG_SYS_FLASH_BASE} */
  88. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
  89. #define CONFIG_SYS_MAX_FLASH_SECT 512 /* sectors per device */
  90. #undef CONFIG_SYS_FLASH_CHECKSUM
  91. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  92. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  93. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  94. #define CONFIG_SYS_FLASH_EMPTY_INFO
  95. /*
  96. * SDRAM on the LocalBus
  97. */
  98. #define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */
  99. #define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */
  100. /*Chip select 2 - SDRAM*/
  101. #define CONFIG_SYS_BR2_PRELIM 0xf0001861
  102. #define CONFIG_SYS_OR2_PRELIM 0xfc006901
  103. #define CONFIG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */
  104. #define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */
  105. #define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */
  106. #define CONFIG_SYS_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/
  107. /*
  108. * Common settings for all Local Bus SDRAM commands.
  109. * At run time, either BSMA1516 (for CPU 1.1)
  110. * or BSMA1617 (for CPU 1.0) (old)
  111. * is OR'ed in too.
  112. */
  113. #define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \
  114. | LSDMR_PRETOACT7 \
  115. | LSDMR_ACTTORW7 \
  116. | LSDMR_BL8 \
  117. | LSDMR_WRC4 \
  118. | LSDMR_CL3 \
  119. | LSDMR_RFEN \
  120. )
  121. /*
  122. * The bcsr registers are connected to CS3 on MDS.
  123. * The new memory map places bcsr at 0xf8000000.
  124. *
  125. * For BR3, need:
  126. * Base address of 0xf8000000 = BR[0:16] = 1111 1000 0000 0000 0
  127. * port-size = 8-bits = BR[19:20] = 01
  128. * no parity checking = BR[21:22] = 00
  129. * GPMC for MSEL = BR[24:26] = 000
  130. * Valid = BR[31] = 1
  131. *
  132. * 0 4 8 12 16 20 24 28
  133. * 1111 1000 0000 0000 0000 1000 0000 0001 = f8000801
  134. *
  135. * For OR3, need:
  136. * 1 MB mask for AM, OR[0:16] = 1111 1111 1111 0000 0
  137. * disable buffer ctrl OR[19] = 0
  138. * CSNT OR[20] = 1
  139. * ACS OR[21:22] = 11
  140. * XACS OR[23] = 1
  141. * SCY 15 wait states OR[24:27] = 1111 max is suboptimal but safe
  142. * SETA OR[28] = 0
  143. * TRLX OR[29] = 1
  144. * EHTR OR[30] = 1
  145. * EAD extra time OR[31] = 1
  146. *
  147. * 0 4 8 12 16 20 24 28
  148. * 1111 1111 1111 0000 0000 1111 1111 0111 = fff00ff7
  149. */
  150. #define CONFIG_SYS_BCSR (0xf8000000)
  151. /*Chip slelect 4 - PIB*/
  152. #define CONFIG_SYS_BR4_PRELIM 0xf8008801
  153. #define CONFIG_SYS_OR4_PRELIM 0xffffe9f7
  154. /*Chip select 5 - PIB*/
  155. #define CONFIG_SYS_BR5_PRELIM 0xf8010801
  156. #define CONFIG_SYS_OR5_PRELIM 0xffff69f7
  157. #define CONFIG_SYS_INIT_RAM_LOCK 1
  158. #define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
  159. #define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */
  160. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  161. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  162. #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
  163. #define CONFIG_SYS_MALLOC_LEN (512 * 1024) /* Reserved for malloc */
  164. /* Serial Port */
  165. #define CONFIG_SYS_NS16550_SERIAL
  166. #define CONFIG_SYS_NS16550_REG_SIZE 1
  167. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  168. #define CONFIG_SYS_BAUDRATE_TABLE \
  169. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
  170. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
  171. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
  172. /*
  173. * I2C
  174. */
  175. #define CONFIG_SYS_I2C
  176. #define CONFIG_SYS_I2C_FSL
  177. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  178. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  179. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
  180. #define CONFIG_SYS_FSL_I2C2_SPEED 400000
  181. #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
  182. #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
  183. #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} }
  184. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x52
  185. /*
  186. * General PCI
  187. * Memory Addresses are mapped 1-1. I/O is mapped from 0
  188. */
  189. #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
  190. #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
  191. #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
  192. #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */
  193. #define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
  194. #define CONFIG_SYS_PCI1_IO_BUS 0x00000000
  195. #define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
  196. #define CONFIG_SYS_PCI1_IO_SIZE 0x00800000 /* 8M */
  197. #define CONFIG_SYS_PCIE1_NAME "Slot"
  198. #define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000
  199. #define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000
  200. #define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000
  201. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
  202. #define CONFIG_SYS_PCIE1_IO_VIRT 0xe2800000
  203. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  204. #define CONFIG_SYS_PCIE1_IO_PHYS 0xe2800000
  205. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 /* 8M */
  206. #define CONFIG_SYS_SRIO1_MEM_VIRT 0xC0000000
  207. #define CONFIG_SYS_SRIO1_MEM_BUS 0xC0000000
  208. #define CONFIG_SYS_SRIO1_MEM_PHYS CONFIG_SYS_SRIO1_MEM_BUS
  209. #define CONFIG_SYS_SRIO1_MEM_SIZE 0x20000000 /* 512M */
  210. #ifdef CONFIG_QE
  211. /*
  212. * QE UEC ethernet configuration
  213. */
  214. #define CONFIG_UEC_ETH
  215. #ifndef CONFIG_TSEC_ENET
  216. #define CONFIG_ETHPRIME "UEC0"
  217. #endif
  218. #define CONFIG_PHY_MODE_NEED_CHANGE
  219. #define CONFIG_eTSEC_MDIO_BUS
  220. #ifdef CONFIG_eTSEC_MDIO_BUS
  221. #define CONFIG_MIIM_ADDRESS 0xE0024520
  222. #endif
  223. #define CONFIG_UEC_ETH1 /* GETH1 */
  224. #ifdef CONFIG_UEC_ETH1
  225. #define CONFIG_SYS_UEC1_UCC_NUM 0 /* UCC1 */
  226. #define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE
  227. #define CONFIG_SYS_UEC1_TX_CLK QE_CLK16
  228. #define CONFIG_SYS_UEC1_ETH_TYPE GIGA_ETH
  229. #define CONFIG_SYS_UEC1_PHY_ADDR 7
  230. #define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_ID
  231. #define CONFIG_SYS_UEC1_INTERFACE_SPEED 1000
  232. #endif
  233. #define CONFIG_UEC_ETH2 /* GETH2 */
  234. #ifdef CONFIG_UEC_ETH2
  235. #define CONFIG_SYS_UEC2_UCC_NUM 1 /* UCC2 */
  236. #define CONFIG_SYS_UEC2_RX_CLK QE_CLK_NONE
  237. #define CONFIG_SYS_UEC2_TX_CLK QE_CLK16
  238. #define CONFIG_SYS_UEC2_ETH_TYPE GIGA_ETH
  239. #define CONFIG_SYS_UEC2_PHY_ADDR 1
  240. #define CONFIG_SYS_UEC2_INTERFACE_TYPE PHY_INTERFACE_MODE_RGMII_ID
  241. #define CONFIG_SYS_UEC2_INTERFACE_SPEED 1000
  242. #endif
  243. #endif /* CONFIG_QE */
  244. #if defined(CONFIG_PCI)
  245. #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  246. #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */
  247. #endif /* CONFIG_PCI */
  248. #if defined(CONFIG_TSEC_ENET)
  249. #define CONFIG_TSEC1 1
  250. #define CONFIG_TSEC1_NAME "eTSEC0"
  251. #define CONFIG_TSEC2 1
  252. #define CONFIG_TSEC2_NAME "eTSEC1"
  253. #define TSEC1_PHY_ADDR 2
  254. #define TSEC2_PHY_ADDR 3
  255. #define TSEC1_PHYIDX 0
  256. #define TSEC2_PHYIDX 0
  257. #define TSEC1_FLAGS TSEC_GIGABIT
  258. #define TSEC2_FLAGS TSEC_GIGABIT
  259. /* Options are: eTSEC[0-1] */
  260. #define CONFIG_ETHPRIME "eTSEC0"
  261. #endif /* CONFIG_TSEC_ENET */
  262. /*
  263. * Environment
  264. */
  265. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  266. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  267. /*
  268. * BOOTP options
  269. */
  270. #define CONFIG_BOOTP_BOOTFILESIZE
  271. #undef CONFIG_WATCHDOG /* watchdog disabled */
  272. /*
  273. * Miscellaneous configurable options
  274. */
  275. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  276. /*
  277. * For booting Linux, the board info and command line data
  278. * have to be in the first 64 MB of memory, since this is
  279. * the maximum mapped by the Linux kernel during initialization.
  280. */
  281. #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/
  282. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  283. #if defined(CONFIG_CMD_KGDB)
  284. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  285. #endif
  286. /*
  287. * Environment Configuration
  288. */
  289. /* The mac addresses for all ethernet interface */
  290. #if defined(CONFIG_TSEC_ENET) || defined(CONFIG_UEC_ETH)
  291. #define CONFIG_HAS_ETH0
  292. #define CONFIG_HAS_ETH1
  293. #define CONFIG_HAS_ETH2
  294. #define CONFIG_HAS_ETH3
  295. #endif
  296. #define CONFIG_IPADDR 192.168.1.253
  297. #define CONFIG_HOSTNAME "unknown"
  298. #define CONFIG_ROOTPATH "/nfsroot"
  299. #define CONFIG_BOOTFILE "your.uImage"
  300. #define CONFIG_SERVERIP 192.168.1.1
  301. #define CONFIG_GATEWAYIP 192.168.1.1
  302. #define CONFIG_NETMASK 255.255.255.0
  303. #define CONFIG_LOADADDR 200000 /*default location for tftp and bootm*/
  304. #define CONFIG_EXTRA_ENV_SETTINGS \
  305. "netdev=eth0\0" \
  306. "consoledev=ttyS0\0" \
  307. "ramdiskaddr=600000\0" \
  308. "ramdiskfile=your.ramdisk.u-boot\0" \
  309. "fdtaddr=400000\0" \
  310. "fdtfile=your.fdt.dtb\0" \
  311. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  312. "nfsroot=$serverip:$rootpath " \
  313. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  314. "console=$consoledev,$baudrate $othbootargs\0" \
  315. "ramargs=setenv bootargs root=/dev/ram rw " \
  316. "console=$consoledev,$baudrate $othbootargs\0" \
  317. #define CONFIG_NFSBOOTCOMMAND \
  318. "run nfsargs;" \
  319. "tftp $loadaddr $bootfile;" \
  320. "tftp $fdtaddr $fdtfile;" \
  321. "bootm $loadaddr - $fdtaddr"
  322. #define CONFIG_RAMBOOTCOMMAND \
  323. "run ramargs;" \
  324. "tftp $ramdiskaddr $ramdiskfile;" \
  325. "tftp $loadaddr $bootfile;" \
  326. "bootm $loadaddr $ramdiskaddr"
  327. #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
  328. #endif /* __CONFIG_H */