pinctrl-single.c 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) EETS GmbH, 2017, Felix Brack <f.brack@eets.ch>
  4. */
  5. #include <common.h>
  6. #include <dm.h>
  7. #include <dm/device_compat.h>
  8. #include <dm/pinctrl.h>
  9. #include <linux/libfdt.h>
  10. #include <asm/io.h>
  11. struct single_pdata {
  12. fdt_addr_t base; /* first configuration register */
  13. int offset; /* index of last configuration register */
  14. u32 mask; /* configuration-value mask bits */
  15. int width; /* configuration register bit width */
  16. bool bits_per_mux;
  17. };
  18. struct single_fdt_pin_cfg {
  19. fdt32_t reg; /* configuration register offset */
  20. fdt32_t val; /* configuration register value */
  21. };
  22. struct single_fdt_bits_cfg {
  23. fdt32_t reg; /* configuration register offset */
  24. fdt32_t val; /* configuration register value */
  25. fdt32_t mask; /* configuration register mask */
  26. };
  27. /**
  28. * single_configure_pins() - Configure pins based on FDT data
  29. *
  30. * @dev: Pointer to single pin configuration device which is the parent of
  31. * the pins node holding the pin configuration data.
  32. * @pins: Pointer to the first element of an array of register/value pairs
  33. * of type 'struct single_fdt_pin_cfg'. Each such pair describes the
  34. * the pin to be configured and the value to be used for configuration.
  35. * This pointer points to a 'pinctrl-single,pins' property in the
  36. * device-tree.
  37. * @size: Size of the 'pins' array in bytes.
  38. * The number of register/value pairs in the 'pins' array therefore
  39. * equals to 'size / sizeof(struct single_fdt_pin_cfg)'.
  40. */
  41. static int single_configure_pins(struct udevice *dev,
  42. const struct single_fdt_pin_cfg *pins,
  43. int size)
  44. {
  45. struct single_pdata *pdata = dev->platdata;
  46. int count = size / sizeof(struct single_fdt_pin_cfg);
  47. phys_addr_t n, reg;
  48. u32 val;
  49. for (n = 0; n < count; n++, pins++) {
  50. reg = fdt32_to_cpu(pins->reg);
  51. if ((reg < 0) || (reg > pdata->offset)) {
  52. dev_dbg(dev, " invalid register offset 0x%pa\n", &reg);
  53. continue;
  54. }
  55. reg += pdata->base;
  56. val = fdt32_to_cpu(pins->val) & pdata->mask;
  57. switch (pdata->width) {
  58. case 16:
  59. writew((readw(reg) & ~pdata->mask) | val, reg);
  60. break;
  61. case 32:
  62. writel((readl(reg) & ~pdata->mask) | val, reg);
  63. break;
  64. default:
  65. dev_warn(dev, "unsupported register width %i\n",
  66. pdata->width);
  67. continue;
  68. }
  69. dev_dbg(dev, " reg/val 0x%pa/0x%08x\n", &reg, val);
  70. }
  71. return 0;
  72. }
  73. static int single_configure_bits(struct udevice *dev,
  74. const struct single_fdt_bits_cfg *pins,
  75. int size)
  76. {
  77. struct single_pdata *pdata = dev->platdata;
  78. int count = size / sizeof(struct single_fdt_bits_cfg);
  79. phys_addr_t n, reg;
  80. u32 val, mask;
  81. for (n = 0; n < count; n++, pins++) {
  82. reg = fdt32_to_cpu(pins->reg);
  83. if ((reg < 0) || (reg > pdata->offset)) {
  84. dev_dbg(dev, " invalid register offset 0x%pa\n", &reg);
  85. continue;
  86. }
  87. reg += pdata->base;
  88. mask = fdt32_to_cpu(pins->mask);
  89. val = fdt32_to_cpu(pins->val) & mask;
  90. switch (pdata->width) {
  91. case 16:
  92. writew((readw(reg) & ~mask) | val, reg);
  93. break;
  94. case 32:
  95. writel((readl(reg) & ~mask) | val, reg);
  96. break;
  97. default:
  98. dev_warn(dev, "unsupported register width %i\n",
  99. pdata->width);
  100. continue;
  101. }
  102. dev_dbg(dev, " reg/val 0x%pa/0x%08x\n", &reg, val);
  103. }
  104. return 0;
  105. }
  106. static int single_set_state(struct udevice *dev,
  107. struct udevice *config)
  108. {
  109. const struct single_fdt_pin_cfg *prop;
  110. const struct single_fdt_bits_cfg *prop_bits;
  111. int len;
  112. prop = dev_read_prop(config, "pinctrl-single,pins", &len);
  113. if (prop) {
  114. dev_dbg(dev, "configuring pins for %s\n", config->name);
  115. if (len % sizeof(struct single_fdt_pin_cfg)) {
  116. dev_dbg(dev, " invalid pin configuration in fdt\n");
  117. return -FDT_ERR_BADSTRUCTURE;
  118. }
  119. single_configure_pins(dev, prop, len);
  120. return 0;
  121. }
  122. /* pinctrl-single,pins not found so check for pinctrl-single,bits */
  123. prop_bits = dev_read_prop(config, "pinctrl-single,bits", &len);
  124. if (prop_bits) {
  125. dev_dbg(dev, "configuring pins for %s\n", config->name);
  126. if (len % sizeof(struct single_fdt_bits_cfg)) {
  127. dev_dbg(dev, " invalid bits configuration in fdt\n");
  128. return -FDT_ERR_BADSTRUCTURE;
  129. }
  130. single_configure_bits(dev, prop_bits, len);
  131. return 0;
  132. }
  133. /* Neither 'pinctrl-single,pins' nor 'pinctrl-single,bits' were found */
  134. return len;
  135. }
  136. static int single_ofdata_to_platdata(struct udevice *dev)
  137. {
  138. fdt_addr_t addr;
  139. u32 of_reg[2];
  140. int res;
  141. struct single_pdata *pdata = dev->platdata;
  142. pdata->width =
  143. dev_read_u32_default(dev, "pinctrl-single,register-width", 0);
  144. res = dev_read_u32_array(dev, "reg", of_reg, 2);
  145. if (res)
  146. return res;
  147. pdata->offset = of_reg[1] - pdata->width / 8;
  148. addr = dev_read_addr(dev);
  149. if (addr == FDT_ADDR_T_NONE) {
  150. dev_dbg(dev, "no valid base register address\n");
  151. return -EINVAL;
  152. }
  153. pdata->base = addr;
  154. pdata->mask = dev_read_u32_default(dev, "pinctrl-single,function-mask",
  155. 0xffffffff);
  156. pdata->bits_per_mux = dev_read_bool(dev, "pinctrl-single,bit-per-mux");
  157. return 0;
  158. }
  159. const struct pinctrl_ops single_pinctrl_ops = {
  160. .set_state = single_set_state,
  161. };
  162. static const struct udevice_id single_pinctrl_match[] = {
  163. { .compatible = "pinctrl-single" },
  164. { /* sentinel */ }
  165. };
  166. U_BOOT_DRIVER(single_pinctrl) = {
  167. .name = "single-pinctrl",
  168. .id = UCLASS_PINCTRL,
  169. .of_match = single_pinctrl_match,
  170. .ops = &single_pinctrl_ops,
  171. .platdata_auto_alloc_size = sizeof(struct single_pdata),
  172. .ofdata_to_platdata = single_ofdata_to_platdata,
  173. };