mvebu_gpio.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2016 Stefan Roese <sr@denx.de>
  4. */
  5. #include <common.h>
  6. #include <dm.h>
  7. #include <asm/gpio.h>
  8. #include <asm/io.h>
  9. #include <errno.h>
  10. #include <linux/bitops.h>
  11. #define MVEBU_GPIOS_PER_BANK 32
  12. struct mvebu_gpio_regs {
  13. u32 data_out;
  14. u32 io_conf;
  15. u32 blink_en;
  16. u32 in_pol;
  17. u32 data_in;
  18. };
  19. struct mvebu_gpio_priv {
  20. struct mvebu_gpio_regs *regs;
  21. char name[2];
  22. };
  23. static int mvebu_gpio_direction_input(struct udevice *dev, unsigned int gpio)
  24. {
  25. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  26. struct mvebu_gpio_regs *regs = priv->regs;
  27. setbits_le32(&regs->io_conf, BIT(gpio));
  28. return 0;
  29. }
  30. static int mvebu_gpio_direction_output(struct udevice *dev, unsigned gpio,
  31. int value)
  32. {
  33. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  34. struct mvebu_gpio_regs *regs = priv->regs;
  35. if (value)
  36. setbits_le32(&regs->data_out, BIT(gpio));
  37. else
  38. clrbits_le32(&regs->data_out, BIT(gpio));
  39. clrbits_le32(&regs->io_conf, BIT(gpio));
  40. return 0;
  41. }
  42. static int mvebu_gpio_get_function(struct udevice *dev, unsigned gpio)
  43. {
  44. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  45. struct mvebu_gpio_regs *regs = priv->regs;
  46. u32 val;
  47. val = readl(&regs->io_conf) & BIT(gpio);
  48. if (val)
  49. return GPIOF_INPUT;
  50. else
  51. return GPIOF_OUTPUT;
  52. }
  53. static int mvebu_gpio_set_value(struct udevice *dev, unsigned gpio,
  54. int value)
  55. {
  56. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  57. struct mvebu_gpio_regs *regs = priv->regs;
  58. if (value)
  59. setbits_le32(&regs->data_out, BIT(gpio));
  60. else
  61. clrbits_le32(&regs->data_out, BIT(gpio));
  62. return 0;
  63. }
  64. static int mvebu_gpio_get_value(struct udevice *dev, unsigned gpio)
  65. {
  66. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  67. struct mvebu_gpio_regs *regs = priv->regs;
  68. return !!(readl(&regs->data_in) & BIT(gpio));
  69. }
  70. static int mvebu_gpio_probe(struct udevice *dev)
  71. {
  72. struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
  73. struct mvebu_gpio_priv *priv = dev_get_priv(dev);
  74. priv->regs = dev_read_addr_ptr(dev);
  75. uc_priv->gpio_count = MVEBU_GPIOS_PER_BANK;
  76. priv->name[0] = 'A' + dev->req_seq;
  77. uc_priv->bank_name = priv->name;
  78. return 0;
  79. }
  80. static const struct dm_gpio_ops mvebu_gpio_ops = {
  81. .direction_input = mvebu_gpio_direction_input,
  82. .direction_output = mvebu_gpio_direction_output,
  83. .get_function = mvebu_gpio_get_function,
  84. .get_value = mvebu_gpio_get_value,
  85. .set_value = mvebu_gpio_set_value,
  86. };
  87. static const struct udevice_id mvebu_gpio_ids[] = {
  88. { .compatible = "marvell,orion-gpio" },
  89. { }
  90. };
  91. U_BOOT_DRIVER(gpio_mvebu) = {
  92. .name = "gpio_mvebu",
  93. .id = UCLASS_GPIO,
  94. .of_match = mvebu_gpio_ids,
  95. .ops = &mvebu_gpio_ops,
  96. .probe = mvebu_gpio_probe,
  97. .priv_auto_alloc_size = sizeof(struct mvebu_gpio_priv),
  98. };