gpio-rcar.c 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2017 Marek Vasut <marek.vasut@gmail.com>
  4. */
  5. #include <common.h>
  6. #include <clk.h>
  7. #include <dm.h>
  8. #include <malloc.h>
  9. #include <dm/device_compat.h>
  10. #include <dm/pinctrl.h>
  11. #include <errno.h>
  12. #include <asm/gpio.h>
  13. #include <asm/io.h>
  14. #include <linux/bitops.h>
  15. #include "../pinctrl/renesas/sh_pfc.h"
  16. #define GPIO_IOINTSEL 0x00 /* General IO/Interrupt Switching Register */
  17. #define GPIO_INOUTSEL 0x04 /* General Input/Output Switching Register */
  18. #define GPIO_OUTDT 0x08 /* General Output Register */
  19. #define GPIO_INDT 0x0c /* General Input Register */
  20. #define GPIO_INTDT 0x10 /* Interrupt Display Register */
  21. #define GPIO_INTCLR 0x14 /* Interrupt Clear Register */
  22. #define GPIO_INTMSK 0x18 /* Interrupt Mask Register */
  23. #define GPIO_MSKCLR 0x1c /* Interrupt Mask Clear Register */
  24. #define GPIO_POSNEG 0x20 /* Positive/Negative Logic Select Register */
  25. #define GPIO_EDGLEVEL 0x24 /* Edge/level Select Register */
  26. #define GPIO_FILONOFF 0x28 /* Chattering Prevention On/Off Register */
  27. #define GPIO_BOTHEDGE 0x4c /* One Edge/Both Edge Select Register */
  28. #define RCAR_MAX_GPIO_PER_BANK 32
  29. DECLARE_GLOBAL_DATA_PTR;
  30. struct rcar_gpio_priv {
  31. void __iomem *regs;
  32. int pfc_offset;
  33. };
  34. static int rcar_gpio_get_value(struct udevice *dev, unsigned offset)
  35. {
  36. struct rcar_gpio_priv *priv = dev_get_priv(dev);
  37. const u32 bit = BIT(offset);
  38. /*
  39. * Testing on r8a7790 shows that INDT does not show correct pin state
  40. * when configured as output, so use OUTDT in case of output pins.
  41. */
  42. if (readl(priv->regs + GPIO_INOUTSEL) & bit)
  43. return !!(readl(priv->regs + GPIO_OUTDT) & bit);
  44. else
  45. return !!(readl(priv->regs + GPIO_INDT) & bit);
  46. }
  47. static int rcar_gpio_set_value(struct udevice *dev, unsigned offset,
  48. int value)
  49. {
  50. struct rcar_gpio_priv *priv = dev_get_priv(dev);
  51. if (value)
  52. setbits_le32(priv->regs + GPIO_OUTDT, BIT(offset));
  53. else
  54. clrbits_le32(priv->regs + GPIO_OUTDT, BIT(offset));
  55. return 0;
  56. }
  57. static void rcar_gpio_set_direction(void __iomem *regs, unsigned offset,
  58. bool output)
  59. {
  60. /*
  61. * follow steps in the GPIO documentation for
  62. * "Setting General Output Mode" and
  63. * "Setting General Input Mode"
  64. */
  65. /* Configure postive logic in POSNEG */
  66. clrbits_le32(regs + GPIO_POSNEG, BIT(offset));
  67. /* Select "General Input/Output Mode" in IOINTSEL */
  68. clrbits_le32(regs + GPIO_IOINTSEL, BIT(offset));
  69. /* Select Input Mode or Output Mode in INOUTSEL */
  70. if (output)
  71. setbits_le32(regs + GPIO_INOUTSEL, BIT(offset));
  72. else
  73. clrbits_le32(regs + GPIO_INOUTSEL, BIT(offset));
  74. }
  75. static int rcar_gpio_direction_input(struct udevice *dev, unsigned offset)
  76. {
  77. struct rcar_gpio_priv *priv = dev_get_priv(dev);
  78. rcar_gpio_set_direction(priv->regs, offset, false);
  79. return 0;
  80. }
  81. static int rcar_gpio_direction_output(struct udevice *dev, unsigned offset,
  82. int value)
  83. {
  84. struct rcar_gpio_priv *priv = dev_get_priv(dev);
  85. /* write GPIO value to output before selecting output mode of pin */
  86. rcar_gpio_set_value(dev, offset, value);
  87. rcar_gpio_set_direction(priv->regs, offset, true);
  88. return 0;
  89. }
  90. static int rcar_gpio_get_function(struct udevice *dev, unsigned offset)
  91. {
  92. struct rcar_gpio_priv *priv = dev_get_priv(dev);
  93. if (readl(priv->regs + GPIO_INOUTSEL) & BIT(offset))
  94. return GPIOF_OUTPUT;
  95. else
  96. return GPIOF_INPUT;
  97. }
  98. static int rcar_gpio_request(struct udevice *dev, unsigned offset,
  99. const char *label)
  100. {
  101. return pinctrl_gpio_request(dev, offset);
  102. }
  103. static int rcar_gpio_free(struct udevice *dev, unsigned offset)
  104. {
  105. return pinctrl_gpio_free(dev, offset);
  106. }
  107. static const struct dm_gpio_ops rcar_gpio_ops = {
  108. .request = rcar_gpio_request,
  109. .rfree = rcar_gpio_free,
  110. .direction_input = rcar_gpio_direction_input,
  111. .direction_output = rcar_gpio_direction_output,
  112. .get_value = rcar_gpio_get_value,
  113. .set_value = rcar_gpio_set_value,
  114. .get_function = rcar_gpio_get_function,
  115. };
  116. static int rcar_gpio_probe(struct udevice *dev)
  117. {
  118. struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
  119. struct rcar_gpio_priv *priv = dev_get_priv(dev);
  120. struct fdtdec_phandle_args args;
  121. struct clk clk;
  122. int node = dev_of_offset(dev);
  123. int ret;
  124. priv->regs = dev_read_addr_ptr(dev);
  125. uc_priv->bank_name = dev->name;
  126. ret = fdtdec_parse_phandle_with_args(gd->fdt_blob, node, "gpio-ranges",
  127. NULL, 3, 0, &args);
  128. priv->pfc_offset = ret == 0 ? args.args[1] : -1;
  129. uc_priv->gpio_count = ret == 0 ? args.args[2] : RCAR_MAX_GPIO_PER_BANK;
  130. ret = clk_get_by_index(dev, 0, &clk);
  131. if (ret < 0) {
  132. dev_err(dev, "Failed to get GPIO bank clock\n");
  133. return ret;
  134. }
  135. ret = clk_enable(&clk);
  136. clk_free(&clk);
  137. if (ret) {
  138. dev_err(dev, "Failed to enable GPIO bank clock\n");
  139. return ret;
  140. }
  141. return 0;
  142. }
  143. static const struct udevice_id rcar_gpio_ids[] = {
  144. { .compatible = "renesas,gpio-r8a7795" },
  145. { .compatible = "renesas,gpio-r8a7796" },
  146. { .compatible = "renesas,gpio-r8a77965" },
  147. { .compatible = "renesas,gpio-r8a77970" },
  148. { .compatible = "renesas,gpio-r8a77990" },
  149. { .compatible = "renesas,gpio-r8a77995" },
  150. { .compatible = "renesas,rcar-gen2-gpio" },
  151. { .compatible = "renesas,rcar-gen3-gpio" },
  152. { /* sentinel */ }
  153. };
  154. U_BOOT_DRIVER(rcar_gpio) = {
  155. .name = "rcar-gpio",
  156. .id = UCLASS_GPIO,
  157. .of_match = rcar_gpio_ids,
  158. .ops = &rcar_gpio_ops,
  159. .priv_auto_alloc_size = sizeof(struct rcar_gpio_priv),
  160. .probe = rcar_gpio_probe,
  161. };