clk_intel.c 714 B

12345678910111213141516171819202122232425262728293031323334353637
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2019 Google LLC
  4. * Written by Simon Glass <sjg@chromium.org>
  5. */
  6. #include <common.h>
  7. #include <dm.h>
  8. #include <clk-uclass.h>
  9. #include <dt-bindings/clock/intel-clock.h>
  10. static ulong intel_clk_get_rate(struct clk *clk)
  11. {
  12. switch (clk->id) {
  13. case CLK_I2C:
  14. /* Hard-coded to 133MHz on current platforms */
  15. return 133333333;
  16. default:
  17. return -ENODEV;
  18. }
  19. }
  20. static struct clk_ops intel_clk_ops = {
  21. .get_rate = intel_clk_get_rate,
  22. };
  23. static const struct udevice_id intel_clk_ids[] = {
  24. { .compatible = "intel,apl-clk" },
  25. { }
  26. };
  27. U_BOOT_DRIVER(clk_intel) = {
  28. .name = "clk_intel",
  29. .id = UCLASS_CLK,
  30. .of_match = intel_clk_ids,
  31. .ops = &intel_clk_ops,
  32. };