clk-mux.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2019 DENX Software Engineering
  4. * Lukasz Majewski, DENX Software Engineering, lukma@denx.de
  5. *
  6. * Copyright (C) 2011 Sascha Hauer, Pengutronix <s.hauer@pengutronix.de>
  7. * Copyright (C) 2011 Richard Zhao, Linaro <richard.zhao@linaro.org>
  8. * Copyright (C) 2011-2012 Mike Turquette, Linaro Ltd <mturquette@linaro.org>
  9. *
  10. * Simple multiplexer clock implementation
  11. */
  12. /*
  13. * U-Boot CCF porting node:
  14. *
  15. * The Linux kernel - as of tag: 5.0-rc3 is using also the imx_clk_fixup_mux()
  16. * version of CCF mux. It is used on e.g. imx6q to provide fixes (like
  17. * imx_cscmr1_fixup) for broken HW.
  18. *
  19. * At least for IMX6Q (but NOT IMX6QP) it is important when we set the parent
  20. * clock.
  21. */
  22. #include <common.h>
  23. #include <clk.h>
  24. #include <clk-uclass.h>
  25. #include <dm/device.h>
  26. #include <dm/devres.h>
  27. #include <dm/uclass.h>
  28. #include <linux/bitops.h>
  29. #include <malloc.h>
  30. #include <asm/io.h>
  31. #include <linux/clk-provider.h>
  32. #include <linux/err.h>
  33. #include "clk.h"
  34. #define UBOOT_DM_CLK_CCF_MUX "ccf_clk_mux"
  35. int clk_mux_val_to_index(struct clk *clk, u32 *table, unsigned int flags,
  36. unsigned int val)
  37. {
  38. struct clk_mux *mux = to_clk_mux(clk);
  39. int num_parents = mux->num_parents;
  40. if (table) {
  41. int i;
  42. for (i = 0; i < num_parents; i++)
  43. if (table[i] == val)
  44. return i;
  45. return -EINVAL;
  46. }
  47. if (val && (flags & CLK_MUX_INDEX_BIT))
  48. val = ffs(val) - 1;
  49. if (val && (flags & CLK_MUX_INDEX_ONE))
  50. val--;
  51. if (val >= num_parents)
  52. return -EINVAL;
  53. return val;
  54. }
  55. unsigned int clk_mux_index_to_val(u32 *table, unsigned int flags, u8 index)
  56. {
  57. unsigned int val = index;
  58. if (table) {
  59. val = table[index];
  60. } else {
  61. if (flags & CLK_MUX_INDEX_BIT)
  62. val = 1 << index;
  63. if (flags & CLK_MUX_INDEX_ONE)
  64. val++;
  65. }
  66. return val;
  67. }
  68. u8 clk_mux_get_parent(struct clk *clk)
  69. {
  70. struct clk_mux *mux = to_clk_mux(clk);
  71. u32 val;
  72. #if CONFIG_IS_ENABLED(SANDBOX_CLK_CCF)
  73. val = mux->io_mux_val;
  74. #else
  75. val = readl(mux->reg);
  76. #endif
  77. val >>= mux->shift;
  78. val &= mux->mask;
  79. return clk_mux_val_to_index(clk, mux->table, mux->flags, val);
  80. }
  81. static int clk_fetch_parent_index(struct clk *clk,
  82. struct clk *parent)
  83. {
  84. struct clk_mux *mux = to_clk_mux(clk);
  85. int i;
  86. if (!parent)
  87. return -EINVAL;
  88. for (i = 0; i < mux->num_parents; i++) {
  89. if (!strcmp(parent->dev->name, mux->parent_names[i]))
  90. return i;
  91. }
  92. return -EINVAL;
  93. }
  94. static int clk_mux_set_parent(struct clk *clk, struct clk *parent)
  95. {
  96. struct clk_mux *mux = to_clk_mux(clk);
  97. int index;
  98. u32 val;
  99. u32 reg;
  100. index = clk_fetch_parent_index(clk, parent);
  101. if (index < 0) {
  102. printf("Could not fetch index\n");
  103. return index;
  104. }
  105. val = clk_mux_index_to_val(mux->table, mux->flags, index);
  106. if (mux->flags & CLK_MUX_HIWORD_MASK) {
  107. reg = mux->mask << (mux->shift + 16);
  108. } else {
  109. #if CONFIG_IS_ENABLED(SANDBOX_CLK_CCF)
  110. reg = mux->io_mux_val;
  111. #else
  112. reg = readl(mux->reg);
  113. #endif
  114. reg &= ~(mux->mask << mux->shift);
  115. }
  116. val = val << mux->shift;
  117. reg |= val;
  118. #if CONFIG_IS_ENABLED(SANDBOX_CLK_CCF)
  119. mux->io_mux_val = reg;
  120. #else
  121. writel(reg, mux->reg);
  122. #endif
  123. return 0;
  124. }
  125. static ulong clk_mux_get_rate(struct clk *clk)
  126. {
  127. struct clk_mux *mux = to_clk_mux(clk_dev_binded(clk) ?
  128. dev_get_clk_ptr(clk->dev) : clk);
  129. struct udevice *parent;
  130. struct clk *pclk;
  131. int err, index;
  132. index = clk_mux_get_parent(clk);
  133. if (index >= mux->num_parents)
  134. return -EFAULT;
  135. err = uclass_get_device_by_name(UCLASS_CLK, mux->parent_names[index],
  136. &parent);
  137. if (err)
  138. return err;
  139. pclk = dev_get_clk_ptr(parent);
  140. if (!pclk)
  141. return -ENODEV;
  142. return clk_get_rate(pclk);
  143. }
  144. const struct clk_ops clk_mux_ops = {
  145. .get_rate = clk_mux_get_rate,
  146. .set_parent = clk_mux_set_parent,
  147. };
  148. struct clk *clk_hw_register_mux_table(struct device *dev, const char *name,
  149. const char * const *parent_names, u8 num_parents,
  150. unsigned long flags,
  151. void __iomem *reg, u8 shift, u32 mask,
  152. u8 clk_mux_flags, u32 *table)
  153. {
  154. struct clk_mux *mux;
  155. struct clk *clk;
  156. u8 width = 0;
  157. int ret;
  158. if (clk_mux_flags & CLK_MUX_HIWORD_MASK) {
  159. width = fls(mask) - ffs(mask) + 1;
  160. if (width + shift > 16) {
  161. pr_err("mux value exceeds LOWORD field\n");
  162. return ERR_PTR(-EINVAL);
  163. }
  164. }
  165. /* allocate the mux */
  166. mux = kzalloc(sizeof(*mux), GFP_KERNEL);
  167. if (!mux)
  168. return ERR_PTR(-ENOMEM);
  169. /* U-boot specific assignments */
  170. mux->parent_names = parent_names;
  171. mux->num_parents = num_parents;
  172. /* struct clk_mux assignments */
  173. mux->reg = reg;
  174. mux->shift = shift;
  175. mux->mask = mask;
  176. mux->flags = clk_mux_flags;
  177. mux->table = table;
  178. #if CONFIG_IS_ENABLED(SANDBOX_CLK_CCF)
  179. mux->io_mux_val = *(u32 *)reg;
  180. #endif
  181. clk = &mux->clk;
  182. clk->flags = flags;
  183. /*
  184. * Read the current mux setup - so we assign correct parent.
  185. *
  186. * Changing parent would require changing internals of udevice struct
  187. * for the corresponding clock (to do that define .set_parent() method).
  188. */
  189. ret = clk_register(clk, UBOOT_DM_CLK_CCF_MUX, name,
  190. parent_names[clk_mux_get_parent(clk)]);
  191. if (ret) {
  192. kfree(mux);
  193. return ERR_PTR(ret);
  194. }
  195. return clk;
  196. }
  197. struct clk *clk_register_mux_table(struct device *dev, const char *name,
  198. const char * const *parent_names, u8 num_parents,
  199. unsigned long flags,
  200. void __iomem *reg, u8 shift, u32 mask,
  201. u8 clk_mux_flags, u32 *table)
  202. {
  203. struct clk *clk;
  204. clk = clk_hw_register_mux_table(dev, name, parent_names, num_parents,
  205. flags, reg, shift, mask, clk_mux_flags,
  206. table);
  207. if (IS_ERR(clk))
  208. return ERR_CAST(clk);
  209. return clk;
  210. }
  211. struct clk *clk_register_mux(struct device *dev, const char *name,
  212. const char * const *parent_names, u8 num_parents,
  213. unsigned long flags,
  214. void __iomem *reg, u8 shift, u8 width,
  215. u8 clk_mux_flags)
  216. {
  217. u32 mask = BIT(width) - 1;
  218. return clk_register_mux_table(dev, name, parent_names, num_parents,
  219. flags, reg, shift, mask, clk_mux_flags,
  220. NULL);
  221. }
  222. U_BOOT_DRIVER(ccf_clk_mux) = {
  223. .name = UBOOT_DM_CLK_CCF_MUX,
  224. .id = UCLASS_CLK,
  225. .ops = &clk_mux_ops,
  226. .flags = DM_FLAG_PRE_RELOC,
  227. };