123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright (C) 2016 Atmel Corporation
- * Wenyou.Yang <wenyou.yang@atmel.com>
- */
- #include <asm/io.h>
- #include <clk-uclass.h>
- #include <common.h>
- #include "pmc.h"
- static int at91_clk_of_xlate(struct clk *clk, struct ofnode_phandle_args *args)
- {
- if (args->args_count != 2) {
- debug("AT91: clk: Invalid args_count: %d\n", args->args_count);
- return -EINVAL;
- }
- clk->id = AT91_TO_CLK_ID(args->args[0], args->args[1]);
- return 0;
- }
- static ulong at91_clk_get_rate(struct clk *clk)
- {
- struct clk *c;
- int ret;
- ret = clk_get_by_id(clk->id, &c);
- if (ret)
- return ret;
- return clk_get_rate(c);
- }
- static ulong at91_clk_set_rate(struct clk *clk, ulong rate)
- {
- struct clk *c;
- int ret;
- ret = clk_get_by_id(clk->id, &c);
- if (ret)
- return ret;
- return clk_set_rate(c, rate);
- }
- static int at91_clk_enable(struct clk *clk)
- {
- struct clk *c;
- int ret;
- ret = clk_get_by_id(clk->id, &c);
- if (ret)
- return ret;
- return clk_enable(c);
- }
- static int at91_clk_disable(struct clk *clk)
- {
- struct clk *c;
- int ret;
- ret = clk_get_by_id(clk->id, &c);
- if (ret)
- return ret;
- return clk_disable(c);
- }
- const struct clk_ops at91_clk_ops = {
- .of_xlate = at91_clk_of_xlate,
- .set_rate = at91_clk_set_rate,
- .get_rate = at91_clk_get_rate,
- .enable = at91_clk_enable,
- .disable = at91_clk_disable,
- };
- /**
- * pmc_read() - read content at address base + off into val
- *
- * @base: base address
- * @off: offset to read from
- * @val: where the content of base + off is stored
- *
- * @return: void
- */
- void pmc_read(void __iomem *base, unsigned int off, unsigned int *val)
- {
- *val = readl(base + off);
- }
- /**
- * pmc_write() - write content of val at address base + off
- *
- * @base: base address
- * @off: offset to write to
- * @val: content to be written at base + off
- *
- * @return: void
- */
- void pmc_write(void __iomem *base, unsigned int off, unsigned int val)
- {
- writel(val, base + off);
- }
- /**
- * pmc_update_bits() - update a set of bits at address base + off
- *
- * @base: base address
- * @off: offset to be updated
- * @mask: mask of bits to be updated
- * @bits: the new value to be updated
- *
- * @return: void
- */
- void pmc_update_bits(void __iomem *base, unsigned int off,
- unsigned int mask, unsigned int bits)
- {
- unsigned int tmp;
- tmp = readl(base + off);
- tmp &= ~mask;
- writel(tmp | (bits & mask), base + off);
- }
- /**
- * at91_clk_mux_val_to_index() - get parent index in mux table
- *
- * @table: clock mux table
- * @num_parents: clock number of parents
- * @val: clock id who's mux index should be retrieved
- *
- * @return: clock index in mux table or a negative error number in case of
- * failure
- */
- int at91_clk_mux_val_to_index(const u32 *table, u32 num_parents, u32 val)
- {
- int i;
- if (!table || !num_parents)
- return -EINVAL;
- for (i = 0; i < num_parents; i++) {
- if (table[i] == val)
- return i;
- }
- return -EINVAL;
- }
- /**
- * at91_clk_mux_index_to_val() - get parent ID corresponding to an entry in
- * clock's mux table
- *
- * @table: clock's mux table
- * @num_parents: clock's number of parents
- * @index: index in mux table which clock's ID should be retrieved
- *
- * @return: clock ID or a negative error number in case of failure
- */
- int at91_clk_mux_index_to_val(const u32 *table, u32 num_parents, u32 index)
- {
- if (!table || !num_parents || index < 0 || index > num_parents)
- return -EINVAL;
- return table[index];
- }
|