warp7.c 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2016 NXP Semiconductors
  4. * Author: Fabio Estevam <fabio.estevam@nxp.com>
  5. */
  6. #include <init.h>
  7. #include <net.h>
  8. #include <asm/arch/clock.h>
  9. #include <asm/arch/imx-regs.h>
  10. #include <asm/arch/mx7-pins.h>
  11. #include <asm/arch/sys_proto.h>
  12. #include <asm/gpio.h>
  13. #include <asm/mach-imx/hab.h>
  14. #include <asm/mach-imx/iomux-v3.h>
  15. #include <asm/io.h>
  16. #include <common.h>
  17. #include <env.h>
  18. #include <asm/arch/crm_regs.h>
  19. #include <netdev.h>
  20. #include <power/pmic.h>
  21. #include <power/pfuze3000_pmic.h>
  22. #include "../freescale/common/pfuze.h"
  23. #include <asm/setup.h>
  24. #include <asm/bootm.h>
  25. DECLARE_GLOBAL_DATA_PTR;
  26. #define UART_PAD_CTRL (PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_PUS_PU100KOHM | \
  27. PAD_CTL_HYS)
  28. int dram_init(void)
  29. {
  30. gd->ram_size = PHYS_SDRAM_SIZE;
  31. /* Subtract the defined OPTEE runtime firmware length */
  32. #ifdef CONFIG_OPTEE_TZDRAM_SIZE
  33. gd->ram_size -= CONFIG_OPTEE_TZDRAM_SIZE;
  34. #endif
  35. return 0;
  36. }
  37. static iomux_v3_cfg_t const wdog_pads[] = {
  38. MX7D_PAD_GPIO1_IO00__WDOG1_WDOG_B | MUX_PAD_CTRL(NO_PAD_CTRL),
  39. };
  40. static iomux_v3_cfg_t const uart1_pads[] = {
  41. MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
  42. MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
  43. };
  44. static void setup_iomux_uart(void)
  45. {
  46. imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
  47. };
  48. int board_early_init_f(void)
  49. {
  50. setup_iomux_uart();
  51. return 0;
  52. }
  53. #ifdef CONFIG_DM_PMIC
  54. int power_init_board(void)
  55. {
  56. struct udevice *dev;
  57. int ret, dev_id, rev_id;
  58. ret = pmic_get("pfuze3000@8", &dev);
  59. if (ret == -ENODEV)
  60. return 0;
  61. if (ret != 0)
  62. return ret;
  63. dev_id = pmic_reg_read(dev, PFUZE3000_DEVICEID);
  64. rev_id = pmic_reg_read(dev, PFUZE3000_REVID);
  65. printf("PMIC: PFUZE3000 DEV_ID=0x%x REV_ID=0x%x\n", dev_id, rev_id);
  66. /* disable Low Power Mode during standby mode */
  67. pmic_reg_write(dev, PFUZE3000_LDOGCTL, 1);
  68. return 0;
  69. }
  70. #endif
  71. int board_eth_init(struct bd_info *bis)
  72. {
  73. int ret = 0;
  74. #ifdef CONFIG_USB_ETHER
  75. ret = usb_eth_initialize(bis);
  76. if (ret < 0)
  77. printf("Error %d registering USB ether.\n", ret);
  78. #endif
  79. return ret;
  80. }
  81. int board_init(void)
  82. {
  83. /* address of boot parameters */
  84. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  85. return 0;
  86. }
  87. int checkboard(void)
  88. {
  89. char *mode;
  90. if (IS_ENABLED(CONFIG_ARMV7_BOOT_SEC_DEFAULT))
  91. mode = "secure";
  92. else
  93. mode = "non-secure";
  94. #ifdef CONFIG_OPTEE_TZDRAM_SIZE
  95. unsigned long optee_start, optee_end;
  96. optee_end = PHYS_SDRAM + PHYS_SDRAM_SIZE;
  97. optee_start = optee_end - CONFIG_OPTEE_TZDRAM_SIZE;
  98. printf("Board: WARP7 in %s mode OPTEE DRAM 0x%08lx-0x%08lx\n",
  99. mode, optee_start, optee_end);
  100. #else
  101. printf("Board: WARP7 in %s mode\n", mode);
  102. #endif
  103. return 0;
  104. }
  105. int board_late_init(void)
  106. {
  107. struct wdog_regs *wdog = (struct wdog_regs *)WDOG1_BASE_ADDR;
  108. #ifdef CONFIG_SERIAL_TAG
  109. struct tag_serialnr serialnr;
  110. char serial_string[0x20];
  111. #endif
  112. imx_iomux_v3_setup_multiple_pads(wdog_pads, ARRAY_SIZE(wdog_pads));
  113. set_wdog_reset(wdog);
  114. /*
  115. * Do not assert internal WDOG_RESET_B_DEB(controlled by bit 4),
  116. * since we use PMIC_PWRON to reset the board.
  117. */
  118. clrsetbits_le16(&wdog->wcr, 0, 0x10);
  119. #ifdef CONFIG_IMX_HAB
  120. /* Determine HAB state */
  121. env_set_ulong(HAB_ENABLED_ENVNAME, imx_hab_is_enabled());
  122. #else
  123. env_set_ulong(HAB_ENABLED_ENVNAME, 0);
  124. #endif
  125. #ifdef CONFIG_SERIAL_TAG
  126. /* Set serial# standard environment variable based on OTP settings */
  127. get_board_serial(&serialnr);
  128. snprintf(serial_string, sizeof(serial_string), "WaRP7-0x%08x%08x",
  129. serialnr.low, serialnr.high);
  130. env_set("serial#", serial_string);
  131. #endif
  132. return 0;
  133. }