mux.c 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * pinmux setup for siemens pxm2 board
  4. *
  5. * (C) Copyright 2013 Siemens Schweiz AG
  6. * (C) Heiko Schocher, DENX Software Engineering, hs@denx.de.
  7. *
  8. * Based on:
  9. * u-boot:/board/ti/am335x/mux.c
  10. *
  11. * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
  12. */
  13. #include <common.h>
  14. #include <asm/arch/sys_proto.h>
  15. #include <asm/arch/hardware.h>
  16. #include <asm/arch/mux.h>
  17. #include <asm/io.h>
  18. #include <i2c.h>
  19. #include "board.h"
  20. static struct module_pin_mux uart0_pin_mux[] = {
  21. {OFFSET(uart0_rxd), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* UART0_RXD */
  22. {OFFSET(uart0_txd), (MODE(0) | PULLUDEN)}, /* UART0_TXD */
  23. {OFFSET(nnmi), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* UART0_TXD */
  24. {-1},
  25. };
  26. #ifdef CONFIG_MTD_RAW_NAND
  27. static struct module_pin_mux nand_pin_mux[] = {
  28. {OFFSET(gpmc_ad0), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* NAND AD0 */
  29. {OFFSET(gpmc_ad1), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* NAND AD1 */
  30. {OFFSET(gpmc_ad2), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* NAND AD2 */
  31. {OFFSET(gpmc_ad3), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* NAND AD3 */
  32. {OFFSET(gpmc_ad4), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* NAND AD4 */
  33. {OFFSET(gpmc_ad5), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* NAND AD5 */
  34. {OFFSET(gpmc_ad6), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* NAND AD6 */
  35. {OFFSET(gpmc_ad7), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* NAND AD7 */
  36. {OFFSET(gpmc_wait0), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* NAND WAIT */
  37. {OFFSET(gpmc_wpn), (MODE(7) | PULLUP_EN | RXACTIVE)}, /* NAND_WPN */
  38. {OFFSET(gpmc_csn0), (MODE(0) | PULLUDEN)}, /* NAND_CS0 */
  39. {OFFSET(gpmc_advn_ale), (MODE(0) | PULLUDEN)}, /* NAND_ADV_ALE */
  40. {OFFSET(gpmc_oen_ren), (MODE(0) | PULLUDEN)}, /* NAND_OE */
  41. {OFFSET(gpmc_wen), (MODE(0) | PULLUDEN)}, /* NAND_WEN */
  42. {OFFSET(gpmc_be0n_cle), (MODE(0) | PULLUDEN)}, /* NAND_BE_CLE */
  43. {OFFSET(gpmc_a11), MODE(7) | RXACTIVE | PULLUP_EN}, /* RGMII2_RD0 */
  44. {OFFSET(mcasp0_ahclkx), MODE(7) | PULLUDEN}, /* MCASP0_AHCLKX */
  45. {-1},
  46. };
  47. #endif
  48. static struct module_pin_mux i2c0_pin_mux[] = {
  49. {OFFSET(i2c0_sda), (MODE(0) | RXACTIVE | PULLUDEN | SLEWCTRL)},
  50. {OFFSET(i2c0_scl), (MODE(0) | RXACTIVE | PULLUDEN | SLEWCTRL)},
  51. {-1},
  52. };
  53. static struct module_pin_mux i2c1_pin_mux[] = {
  54. {OFFSET(spi0_d1), (MODE(2) | RXACTIVE | PULLUDEN | SLEWCTRL)},
  55. {OFFSET(spi0_cs0), (MODE(2) | RXACTIVE | PULLUDEN | SLEWCTRL)},
  56. {-1},
  57. };
  58. #ifndef CONFIG_NO_ETH
  59. static struct module_pin_mux rgmii1_pin_mux[] = {
  60. {OFFSET(mii1_txen), MODE(2)}, /* RGMII1_TCTL */
  61. {OFFSET(mii1_rxdv), MODE(2) | RXACTIVE}, /* RGMII1_RCTL */
  62. {OFFSET(mii1_txd3), MODE(2)}, /* RGMII1_TD3 */
  63. {OFFSET(mii1_txd2), MODE(2)}, /* RGMII1_TD2 */
  64. {OFFSET(mii1_txd1), MODE(2)}, /* RGMII1_TD1 */
  65. {OFFSET(mii1_txd0), MODE(2)}, /* RGMII1_TD0 */
  66. {OFFSET(mii1_txclk), MODE(2)}, /* RGMII1_TCLK */
  67. {OFFSET(mii1_rxclk), MODE(2) | RXACTIVE}, /* RGMII1_RCLK */
  68. {OFFSET(mii1_rxd3), MODE(2) | RXACTIVE}, /* RGMII1_RD3 */
  69. {OFFSET(mii1_rxd2), MODE(2) | RXACTIVE}, /* RGMII1_RD2 */
  70. {OFFSET(mii1_rxd1), MODE(2) | RXACTIVE}, /* RGMII1_RD1 */
  71. {OFFSET(mii1_rxd0), MODE(2) | RXACTIVE}, /* RGMII1_RD0 */
  72. {OFFSET(mdio_data), MODE(0) | RXACTIVE | PULLUP_EN}, /* MDIO_DATA */
  73. {OFFSET(mdio_clk), MODE(0) | PULLUP_EN}, /* MDIO_CLK */
  74. {-1},
  75. };
  76. static struct module_pin_mux rgmii2_pin_mux[] = {
  77. {OFFSET(gpmc_a0), MODE(2)}, /* RGMII2_TCTL */
  78. {OFFSET(gpmc_a1), MODE(2) | RXACTIVE}, /* RGMII2_RCTL */
  79. {OFFSET(gpmc_a2), MODE(2)}, /* RGMII2_TD3 */
  80. {OFFSET(gpmc_a3), MODE(2)}, /* RGMII2_TD2 */
  81. {OFFSET(gpmc_a4), MODE(2)}, /* RGMII2_TD1 */
  82. {OFFSET(gpmc_a5), MODE(2)}, /* RGMII2_TD0 */
  83. {OFFSET(gpmc_a6), MODE(7)}, /* RGMII2_TCLK */
  84. {OFFSET(gpmc_a7), MODE(2) | RXACTIVE}, /* RGMII2_RCLK */
  85. {OFFSET(gpmc_a8), MODE(2) | RXACTIVE}, /* RGMII2_RD3 */
  86. {OFFSET(gpmc_a9), MODE(7)}, /* RGMII2_RD2 */
  87. {OFFSET(gpmc_a10), MODE(2) | RXACTIVE}, /* RGMII2_RD1 */
  88. {OFFSET(mdio_data), MODE(0) | RXACTIVE | PULLUP_EN}, /* MDIO_DATA */
  89. {OFFSET(mdio_clk), MODE(0) | PULLUP_EN}, /* MDIO_CLK */
  90. {-1},
  91. };
  92. #endif
  93. #ifdef CONFIG_MMC
  94. static struct module_pin_mux mmc0_pin_mux[] = {
  95. {OFFSET(mmc0_dat3), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT3 */
  96. {OFFSET(mmc0_dat2), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT2 */
  97. {OFFSET(mmc0_dat1), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT1 */
  98. {OFFSET(mmc0_dat0), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT0 */
  99. {OFFSET(mmc0_clk), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_CLK */
  100. {OFFSET(mmc0_cmd), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_CMD */
  101. {OFFSET(mcasp0_aclkr), (MODE(4) | RXACTIVE)}, /* MMC0_WP */
  102. {OFFSET(spi0_cs1), (MODE(5) | RXACTIVE | PULLUDEN)}, /* MMC0_CD */
  103. {-1},
  104. };
  105. #endif
  106. static struct module_pin_mux lcdc_pin_mux[] = {
  107. {OFFSET(lcd_data0), (MODE(0) | PULLUDDIS)}, /* LCD_DAT0 */
  108. {OFFSET(lcd_data1), (MODE(0) | PULLUDDIS)}, /* LCD_DAT1 */
  109. {OFFSET(lcd_data2), (MODE(0) | PULLUDDIS)}, /* LCD_DAT2 */
  110. {OFFSET(lcd_data3), (MODE(0) | PULLUDDIS)}, /* LCD_DAT3 */
  111. {OFFSET(lcd_data4), (MODE(0) | PULLUDDIS)}, /* LCD_DAT4 */
  112. {OFFSET(lcd_data5), (MODE(0) | PULLUDDIS)}, /* LCD_DAT5 */
  113. {OFFSET(lcd_data6), (MODE(0) | PULLUDDIS)}, /* LCD_DAT6 */
  114. {OFFSET(lcd_data7), (MODE(0) | PULLUDDIS)}, /* LCD_DAT7 */
  115. {OFFSET(lcd_data8), (MODE(0) | PULLUDDIS)}, /* LCD_DAT8 */
  116. {OFFSET(lcd_data9), (MODE(0) | PULLUDDIS)}, /* LCD_DAT9 */
  117. {OFFSET(lcd_data10), (MODE(0) | PULLUDDIS)}, /* LCD_DAT10 */
  118. {OFFSET(lcd_data11), (MODE(0) | PULLUDDIS)}, /* LCD_DAT11 */
  119. {OFFSET(lcd_data12), (MODE(0) | PULLUDDIS)}, /* LCD_DAT12 */
  120. {OFFSET(lcd_data13), (MODE(0) | PULLUDDIS)}, /* LCD_DAT13 */
  121. {OFFSET(lcd_data14), (MODE(0) | PULLUDDIS)}, /* LCD_DAT14 */
  122. {OFFSET(lcd_data15), (MODE(0) | PULLUDDIS)}, /* LCD_DAT15 */
  123. {OFFSET(gpmc_ad8), (MODE(1))}, /* LCD_DAT16 */
  124. {OFFSET(gpmc_ad9), (MODE(1))}, /* LCD_DAT17 */
  125. {OFFSET(gpmc_ad10), (MODE(1))}, /* LCD_DAT18 */
  126. {OFFSET(gpmc_ad11), (MODE(1))}, /* LCD_DAT19 */
  127. {OFFSET(gpmc_ad12), (MODE(1))}, /* LCD_DAT20 */
  128. {OFFSET(gpmc_ad13), (MODE(1))}, /* LCD_DAT21 */
  129. {OFFSET(gpmc_ad14), (MODE(1))}, /* LCD_DAT22 */
  130. {OFFSET(gpmc_ad15), (MODE(1))}, /* LCD_DAT23 */
  131. {OFFSET(lcd_vsync), (MODE(0))}, /* LCD_VSYNC */
  132. {OFFSET(lcd_hsync), (MODE(0))}, /* LCD_HSYNC */
  133. {OFFSET(lcd_pclk), (MODE(0))}, /* LCD_PCLK */
  134. {OFFSET(lcd_ac_bias_en), (MODE(0))}, /* LCD_AC_BIAS_EN */
  135. {-1},
  136. };
  137. static struct module_pin_mux ecap0_pin_mux[] = {
  138. {OFFSET(ecap0_in_pwm0_out), (MODE(0))},
  139. {-1},
  140. };
  141. static struct module_pin_mux gpio_pin_mux[] = {
  142. {OFFSET(mcasp0_fsx), MODE(7)}, /* GPIO3_15 LCD power*/
  143. {OFFSET(mcasp0_axr0), MODE(7)}, /* GPIO3_16 Backlight */
  144. {OFFSET(gpmc_a9), MODE(7)}, /* GPIO1_25 Touch power */
  145. {-1},
  146. };
  147. void enable_i2c0_pin_mux(void)
  148. {
  149. configure_module_pin_mux(i2c0_pin_mux);
  150. }
  151. void enable_uart0_pin_mux(void)
  152. {
  153. configure_module_pin_mux(uart0_pin_mux);
  154. }
  155. void enable_board_pin_mux(void)
  156. {
  157. configure_module_pin_mux(uart0_pin_mux);
  158. configure_module_pin_mux(i2c1_pin_mux);
  159. #ifdef CONFIG_MTD_RAW_NAND
  160. configure_module_pin_mux(nand_pin_mux);
  161. #endif
  162. #ifndef CONFIG_NO_ETH
  163. configure_module_pin_mux(rgmii1_pin_mux);
  164. configure_module_pin_mux(rgmii2_pin_mux);
  165. #endif
  166. #ifdef CONFIG_MMC
  167. configure_module_pin_mux(mmc0_pin_mux);
  168. #endif
  169. configure_module_pin_mux(lcdc_pin_mux);
  170. configure_module_pin_mux(gpio_pin_mux);
  171. configure_module_pin_mux(ecap0_pin_mux);
  172. }