coral.c 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2019 Google LLC
  4. */
  5. #include <common.h>
  6. #include <bloblist.h>
  7. #include <command.h>
  8. #include <dm.h>
  9. #include <log.h>
  10. #include <acpi/acpigen.h>
  11. #include <asm-generic/gpio.h>
  12. #include <asm/acpi_nhlt.h>
  13. #include <asm/intel_gnvs.h>
  14. #include <asm/intel_pinctrl.h>
  15. #include <dm/acpi.h>
  16. #include "variant_gpio.h"
  17. struct cros_gpio_info {
  18. const char *linux_name;
  19. enum cros_gpio_t type;
  20. int gpio_num;
  21. int flags;
  22. };
  23. int arch_misc_init(void)
  24. {
  25. return 0;
  26. }
  27. /* This function is needed if CONFIG_CMDLINE is not enabled */
  28. int board_run_command(const char *cmdline)
  29. {
  30. printf("No command line\n");
  31. return 0;
  32. }
  33. int chromeos_get_gpio(const struct udevice *dev, const char *prop,
  34. enum cros_gpio_t type, struct cros_gpio_info *info)
  35. {
  36. struct udevice *pinctrl;
  37. struct gpio_desc desc;
  38. int ret;
  39. ret = gpio_request_by_name((struct udevice *)dev, prop, 0, &desc, 0);
  40. if (ret == -ENOTBLK)
  41. info->gpio_num = CROS_GPIO_VIRTUAL;
  42. else if (ret)
  43. return log_msg_ret("gpio", ret);
  44. else
  45. info->gpio_num = desc.offset;
  46. info->linux_name = dev_read_string(desc.dev, "linux-name");
  47. if (!info->linux_name)
  48. return log_msg_ret("linux-name", -ENOENT);
  49. info->type = type;
  50. /* Get ACPI pin from GPIO library if available */
  51. if (info->gpio_num != CROS_GPIO_VIRTUAL) {
  52. pinctrl = dev_get_parent(desc.dev);
  53. info->gpio_num = intel_pinctrl_get_acpi_pin(pinctrl,
  54. info->gpio_num);
  55. }
  56. info->flags = desc.flags & GPIOD_ACTIVE_LOW ? CROS_GPIO_ACTIVE_LOW :
  57. CROS_GPIO_ACTIVE_HIGH;
  58. return 0;
  59. }
  60. static int chromeos_acpi_gpio_generate(const struct udevice *dev,
  61. struct acpi_ctx *ctx)
  62. {
  63. struct cros_gpio_info info[3];
  64. int count, i;
  65. int ret;
  66. count = 3;
  67. ret = chromeos_get_gpio(dev, "recovery-gpios", CROS_GPIO_REC, &info[0]);
  68. if (ret)
  69. return log_msg_ret("rec", ret);
  70. ret = chromeos_get_gpio(dev, "write-protect-gpios", CROS_GPIO_WP,
  71. &info[1]);
  72. if (ret)
  73. return log_msg_ret("rec", ret);
  74. ret = chromeos_get_gpio(dev, "phase-enforce-gpios", CROS_GPIO_PE,
  75. &info[2]);
  76. if (ret)
  77. return log_msg_ret("rec", ret);
  78. acpigen_write_scope(ctx, "\\");
  79. acpigen_write_name(ctx, "OIPG");
  80. acpigen_write_package(ctx, count);
  81. for (i = 0; i < count; i++) {
  82. acpigen_write_package(ctx, 4);
  83. acpigen_write_integer(ctx, info[i].type);
  84. acpigen_write_integer(ctx, info[i].flags);
  85. acpigen_write_integer(ctx, info[i].gpio_num);
  86. acpigen_write_string(ctx, info[i].linux_name);
  87. acpigen_pop_len(ctx);
  88. }
  89. acpigen_pop_len(ctx);
  90. acpigen_pop_len(ctx);
  91. return 0;
  92. }
  93. static int coral_write_acpi_tables(const struct udevice *dev,
  94. struct acpi_ctx *ctx)
  95. {
  96. struct acpi_global_nvs *gnvs;
  97. struct nhlt *nhlt;
  98. const char *oem_id = "coral";
  99. const char *oem_table_id = "coral";
  100. u32 oem_revision = 3;
  101. int ret;
  102. gnvs = bloblist_find(BLOBLISTT_ACPI_GNVS, sizeof(*gnvs));
  103. if (!gnvs)
  104. return log_msg_ret("bloblist", -ENOENT);
  105. nhlt = nhlt_init();
  106. if (!nhlt)
  107. return -ENOMEM;
  108. log_debug("Setting up NHLT\n");
  109. ret = acpi_setup_nhlt(ctx, nhlt);
  110. if (ret)
  111. return log_msg_ret("setup", ret);
  112. /* Update NHLT GNVS Data */
  113. gnvs->nhla = (uintptr_t)ctx->current;
  114. gnvs->nhll = nhlt_current_size(nhlt);
  115. ret = nhlt_serialise_oem_overrides(ctx, nhlt, oem_id, oem_table_id,
  116. oem_revision);
  117. if (ret)
  118. return log_msg_ret("serialise", ret);
  119. return 0;
  120. }
  121. struct acpi_ops coral_acpi_ops = {
  122. .write_tables = coral_write_acpi_tables,
  123. .inject_dsdt = chromeos_acpi_gpio_generate,
  124. };
  125. static const struct udevice_id coral_ids[] = {
  126. { .compatible = "google,coral" },
  127. { }
  128. };
  129. U_BOOT_DRIVER(coral_drv) = {
  130. .name = "coral",
  131. .id = UCLASS_BOARD,
  132. .of_match = coral_ids,
  133. ACPI_OPS_PTR(&coral_acpi_ops)
  134. };