law.c 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2008,2010-2011 Freescale Semiconductor, Inc.
  4. *
  5. * (C) Copyright 2000
  6. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  7. */
  8. #include <common.h>
  9. #include <asm/fsl_law.h>
  10. #include <asm/mmu.h>
  11. /*
  12. * LAW(Local Access Window) configuration:
  13. *
  14. * 0x0000_0000 0x7fff_ffff DDR 2G
  15. * if PCI (prepend 0xc_0000_0000 if CONFIG_PHYS_64BIT)
  16. * 0x8000_0000 0x9fff_ffff PCIE1 MEM 512M
  17. * 0xa000_0000 0xbfff_ffff PCIE2 MEM 512M
  18. * else if RIO (prepend 0xc_0000_0000 if CONFIG_PHYS_64BIT)
  19. * 0x8000_0000 0x9fff_ffff RapidIO 512M
  20. * endif
  21. * (prepend 0xf_0000_0000 if CONFIG_PHYS_64BIT)
  22. * 0xffc0_0000 0xffc0_ffff PCIE1 IO 64K
  23. * 0xffc1_0000 0xffc1_ffff PCIE2 IO 64K
  24. * 0xffe0_0000 0xffef_ffff CCSRBAR 1M
  25. * 0xffdf_0000 0xffe0_0000 PIXIS, CF 64K
  26. * 0xef80_0000 0xefff_ffff FLASH (boot bank) 8M
  27. *
  28. * Notes:
  29. * CCSRBAR doesn't need a configured Local Access Window.
  30. * If flash is 8M at default position (last 8M), no LAW needed.
  31. */
  32. struct law_entry law_table[] = {
  33. #if !defined(CONFIG_SPD_EEPROM)
  34. SET_LAW(CONFIG_SYS_DDR_SDRAM_BASE, LAW_SIZE_256M, LAW_TRGT_IF_DDR_1),
  35. #endif
  36. SET_LAW(PIXIS_BASE_PHYS, LAW_SIZE_64K, LAW_TRGT_IF_LBC),
  37. SET_LAW(CONFIG_SYS_FLASH_BASE_PHYS, LAW_SIZE_8M, LAW_TRGT_IF_LBC),
  38. };
  39. int num_law_entries = ARRAY_SIZE(law_table);