opos6ul.c 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2018 Armadeus Systems
  4. */
  5. #include <asm/arch/clock.h>
  6. #include <asm/arch/crm_regs.h>
  7. #include <asm/arch/imx-regs.h>
  8. #include <asm/arch/iomux.h>
  9. #include <asm/arch/mx6-pins.h>
  10. #include <asm/arch/sys_proto.h>
  11. #include <asm/gpio.h>
  12. #include <asm/mach-imx/iomux-v3.h>
  13. #include <asm/io.h>
  14. #include <common.h>
  15. #include <env.h>
  16. #include <environment.h>
  17. DECLARE_GLOBAL_DATA_PTR;
  18. #ifdef CONFIG_FEC_MXC
  19. #include <miiphy.h>
  20. #define MDIO_PAD_CTRL ( \
  21. PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
  22. PAD_CTL_DSE_40ohm \
  23. )
  24. #define ENET_PAD_CTRL_PU ( \
  25. PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
  26. PAD_CTL_DSE_40ohm \
  27. )
  28. #define ENET_PAD_CTRL_PD ( \
  29. PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN | PAD_CTL_SPEED_MED | \
  30. PAD_CTL_DSE_40ohm \
  31. )
  32. #define ENET_CLK_PAD_CTRL ( \
  33. PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_LOW | \
  34. PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST \
  35. )
  36. static iomux_v3_cfg_t const fec1_pads[] = {
  37. MX6_PAD_GPIO1_IO06__ENET1_MDIO | MUX_PAD_CTRL(MDIO_PAD_CTRL),
  38. MX6_PAD_GPIO1_IO07__ENET1_MDC | MUX_PAD_CTRL(MDIO_PAD_CTRL),
  39. MX6_PAD_ENET1_RX_ER__ENET1_RX_ER | MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
  40. MX6_PAD_ENET1_RX_EN__ENET1_RX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
  41. MX6_PAD_ENET1_RX_DATA1__ENET1_RDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
  42. MX6_PAD_ENET1_RX_DATA0__ENET1_RDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
  43. MX6_PAD_ENET1_TX_DATA0__ENET1_TDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL_PU),
  44. MX6_PAD_ENET1_TX_DATA1__ENET1_TDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL_PU),
  45. MX6_PAD_ENET1_TX_EN__ENET1_TX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL_PU),
  46. /* PHY Int */
  47. MX6_PAD_NAND_DQS__GPIO4_IO16 | MUX_PAD_CTRL(ENET_PAD_CTRL_PU),
  48. /* PHY Reset */
  49. MX6_PAD_NAND_DATA00__GPIO4_IO02 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
  50. MX6_PAD_ENET1_TX_CLK__ENET1_REF_CLK1 | MUX_PAD_CTRL(ENET_CLK_PAD_CTRL),
  51. };
  52. int board_phy_config(struct phy_device *phydev)
  53. {
  54. phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x8190);
  55. if (phydev->drv->config)
  56. phydev->drv->config(phydev);
  57. return 0;
  58. }
  59. int board_eth_init(bd_t *bis)
  60. {
  61. struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
  62. struct gpio_desc rst;
  63. int ret;
  64. /* Use 50M anatop loopback REF_CLK1 for ENET1,
  65. * clear gpr1[13], set gpr1[17] */
  66. clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK,
  67. IOMUX_GPR1_FEC1_CLOCK_MUX1_SEL_MASK);
  68. ret = enable_fec_anatop_clock(0, ENET_50MHZ);
  69. if (ret)
  70. return ret;
  71. enable_enet_clk(1);
  72. imx_iomux_v3_setup_multiple_pads(fec1_pads, ARRAY_SIZE(fec1_pads));
  73. ret = dm_gpio_lookup_name("GPIO4_2", &rst);
  74. if (ret) {
  75. printf("Cannot get GPIO4_2\n");
  76. return ret;
  77. }
  78. ret = dm_gpio_request(&rst, "phy-rst");
  79. if (ret) {
  80. printf("Cannot request GPIO4_2\n");
  81. return ret;
  82. }
  83. dm_gpio_set_dir_flags(&rst, GPIOD_IS_OUT);
  84. dm_gpio_set_value(&rst, 0);
  85. udelay(1000);
  86. dm_gpio_set_value(&rst, 1);
  87. return fecmxc_initialize(bis);
  88. }
  89. #endif /* CONFIG_FEC_MXC */
  90. int board_init(void)
  91. {
  92. /* Address of boot parameters */
  93. gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
  94. return 0;
  95. }
  96. int __weak opos6ul_board_late_init(void)
  97. {
  98. return 0;
  99. }
  100. int board_late_init(void)
  101. {
  102. struct src *psrc = (struct src *)SRC_BASE_ADDR;
  103. unsigned reg = readl(&psrc->sbmr2);
  104. /* In bootstrap don't use the env vars */
  105. if (((reg & 0x3000000) >> 24) == 0x1) {
  106. set_default_env(NULL, 0);
  107. env_set("preboot", "");
  108. }
  109. return opos6ul_board_late_init();
  110. }
  111. int dram_init(void)
  112. {
  113. gd->ram_size = imx_ddr_size();
  114. return 0;
  115. }
  116. #ifdef CONFIG_SPL_BUILD
  117. #include <asm/arch/mx6-ddr.h>
  118. #include <linux/libfdt.h>
  119. #include <spl.h>
  120. static struct mx6ul_iomux_grp_regs mx6_grp_ioregs = {
  121. .grp_addds = 0x00000030,
  122. .grp_ddrmode_ctl = 0x00020000,
  123. .grp_b0ds = 0x00000030,
  124. .grp_ctlds = 0x00000030,
  125. .grp_b1ds = 0x00000030,
  126. .grp_ddrpke = 0x00000000,
  127. .grp_ddrmode = 0x00020000,
  128. .grp_ddr_type = 0x000c0000,
  129. };
  130. static struct mx6ul_iomux_ddr_regs mx6_ddr_ioregs = {
  131. .dram_dqm0 = 0x00000030,
  132. .dram_dqm1 = 0x00000030,
  133. .dram_ras = 0x00000030,
  134. .dram_cas = 0x00000030,
  135. .dram_odt0 = 0x00000030,
  136. .dram_odt1 = 0x00000030,
  137. .dram_sdba2 = 0x00000000,
  138. .dram_sdclk_0 = 0x00000008,
  139. .dram_sdqs0 = 0x00000038,
  140. .dram_sdqs1 = 0x00000030,
  141. .dram_reset = 0x00000030,
  142. };
  143. static struct mx6_mmdc_calibration mx6_mmcd_calib = {
  144. .p0_mpwldectrl0 = 0x00070007,
  145. .p0_mpdgctrl0 = 0x41490145,
  146. .p0_mprddlctl = 0x40404546,
  147. .p0_mpwrdlctl = 0x4040524D,
  148. };
  149. struct mx6_ddr_sysinfo ddr_sysinfo = {
  150. .dsize = 0,
  151. .cs_density = 20,
  152. .ncs = 1,
  153. .cs1_mirror = 0,
  154. .rtt_wr = 2,
  155. .rtt_nom = 1, /* RTT_Nom = RZQ/2 */
  156. .walat = 1, /* Write additional latency */
  157. .ralat = 5, /* Read additional latency */
  158. .mif3_mode = 3, /* Command prediction working mode */
  159. .bi_on = 1, /* Bank interleaving enabled */
  160. .sde_to_rst = 0x10, /* 14 cycles, 200us (JEDEC default) */
  161. .rst_to_cke = 0x23, /* 33 cycles, 500us (JEDEC default) */
  162. .ddr_type = DDR_TYPE_DDR3,
  163. .refsel = 1, /* Refresh cycles at 32KHz */
  164. .refr = 7, /* 8 refreshes commands per refresh cycle */
  165. };
  166. static struct mx6_ddr3_cfg mem_ddr = {
  167. .mem_speed = 800,
  168. .density = 2,
  169. .width = 16,
  170. .banks = 8,
  171. .rowaddr = 14,
  172. .coladdr = 10,
  173. .pagesz = 2,
  174. .trcd = 1500,
  175. .trcmin = 5250,
  176. .trasmin = 3750,
  177. };
  178. void board_boot_order(u32 *spl_boot_list)
  179. {
  180. unsigned int bmode = readl(&src_base->sbmr2);
  181. if (((bmode >> 24) & 0x03) == 0x01) /* Serial Downloader */
  182. spl_boot_list[0] = BOOT_DEVICE_UART;
  183. else
  184. spl_boot_list[0] = spl_boot_device();
  185. }
  186. static void ccgr_init(void)
  187. {
  188. struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  189. writel(0xFFFFFFFF, &ccm->CCGR0);
  190. writel(0xFFFFFFFF, &ccm->CCGR1);
  191. writel(0xFFFFFFFF, &ccm->CCGR2);
  192. writel(0xFFFFFFFF, &ccm->CCGR3);
  193. writel(0xFFFFFFFF, &ccm->CCGR4);
  194. writel(0xFFFFFFFF, &ccm->CCGR5);
  195. writel(0xFFFFFFFF, &ccm->CCGR6);
  196. writel(0xFFFFFFFF, &ccm->CCGR7);
  197. }
  198. static void spl_dram_init(void)
  199. {
  200. struct ocotp_regs *ocotp = (struct ocotp_regs *)OCOTP_BASE_ADDR;
  201. struct fuse_bank *bank = &ocotp->bank[4];
  202. struct fuse_bank4_regs *fuse =
  203. (struct fuse_bank4_regs *)bank->fuse_regs;
  204. int reg = readl(&fuse->gp1);
  205. /* 512MB of RAM */
  206. if (reg & 0x1) {
  207. mem_ddr.density = 4;
  208. mem_ddr.rowaddr = 15;
  209. mem_ddr.trcd = 1375;
  210. mem_ddr.trcmin = 4875;
  211. mem_ddr.trasmin = 3500;
  212. }
  213. mx6ul_dram_iocfg(mem_ddr.width, &mx6_ddr_ioregs, &mx6_grp_ioregs);
  214. mx6_dram_cfg(&ddr_sysinfo, &mx6_mmcd_calib, &mem_ddr);
  215. }
  216. void spl_board_init(void)
  217. {
  218. preloader_console_init();
  219. }
  220. void board_init_f(ulong dummy)
  221. {
  222. ccgr_init();
  223. /* setup AIPS and disable watchdog */
  224. arch_cpu_init();
  225. /* setup GP timer */
  226. timer_init();
  227. /* DDR initialization */
  228. spl_dram_init();
  229. }
  230. #endif /* CONFIG_SPL_BUILD */