vining_2000.h 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2016 samtec automotive software & electronics gmbh
  4. *
  5. * Configuration settings for the Samtec VIN|ING 2000 board.
  6. */
  7. #ifndef __CONFIG_H
  8. #define __CONFIG_H
  9. #include "mx6_common.h"
  10. #ifdef CONFIG_SPL
  11. #include "imx6_spl.h"
  12. #endif
  13. /* Size of malloc() pool */
  14. #define CONFIG_SYS_MALLOC_LEN (3 * SZ_1M)
  15. #define BOOT_TARGET_DEVICES(func) \
  16. func(MMC, mmc, 0) \
  17. func(MMC, mmc, 1) \
  18. func(USB, usb, 0) \
  19. func(PXE, pxe, na) \
  20. func(DHCP, dhcp, na)
  21. #include <config_distro_bootcmd.h>
  22. /* Miscellaneous configurable options */
  23. #define CONFIG_SYS_MEMTEST_START 0x80000000
  24. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x10000)
  25. /* Physical Memory Map */
  26. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  27. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  28. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  29. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  30. #define CONFIG_SYS_INIT_SP_OFFSET \
  31. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  32. #define CONFIG_SYS_INIT_SP_ADDR \
  33. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  34. /* MMC Configuration */
  35. #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
  36. /* I2C Configs */
  37. #define CONFIG_SYS_I2C
  38. #define CONFIG_SYS_I2C_MXC
  39. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  40. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  41. #define CONFIG_SYS_I2C_SPEED 100000
  42. /* PMIC */
  43. #define CONFIG_POWER
  44. #define CONFIG_POWER_I2C
  45. #define CONFIG_POWER_PFUZE100
  46. #define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
  47. /* Network */
  48. #define IMX_FEC_BASE ENET_BASE_ADDR
  49. #define CONFIG_FEC_MXC_PHYADDR 0x0
  50. #define CONFIG_FEC_XCV_TYPE RMII
  51. #define CONFIG_ETHPRIME "FEC"
  52. #define CONFIG_PHY_ATHEROS
  53. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  54. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  55. #define CONFIG_MXC_USB_FLAGS 0
  56. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  57. #ifdef CONFIG_CMD_PCI
  58. #define CONFIG_PCI_SCAN_SHOW
  59. #define CONFIG_PCIE_IMX
  60. #define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(4, 6)
  61. #endif
  62. #define CONFIG_IMX_THERMAL
  63. #define CONFIG_IMX6_PWM_PER_CLK 66000000
  64. #ifdef CONFIG_ENV_IS_IN_MMC
  65. #define CONFIG_SYS_MMC_ENV_DEV 0 /* USDHC4 eMMC */
  66. /* 0=user, 1=boot0, 2=boot1, * 4..7=general0..3. */
  67. #define CONFIG_SYS_MMC_ENV_PART 1 /* boot0 */
  68. #endif
  69. #ifdef CONFIG_SPL_BUILD
  70. #define CONFIG_MXC_UART_BASE UART1_BASE
  71. #endif
  72. #endif /* __CONFIG_H */