sdram.c 2.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2007 Freescale Semiconductor, Inc.
  4. * Copyright (C) 2010 Ilya Yanok, Emcraft Systems, yanok@emcraft.com
  5. *
  6. * Authors: Nick.Spence@freescale.com
  7. * Wilson.Lo@freescale.com
  8. * scottwood@freescale.com
  9. *
  10. * This files is mostly identical to the original from
  11. * board\freescale\mpc8315erdb\sdram.c
  12. */
  13. #ifndef CONFIG_MPC83XX_SDRAM
  14. #include <common.h>
  15. #include <init.h>
  16. #include <mpc83xx.h>
  17. #include <spd_sdram.h>
  18. #include <asm/bitops.h>
  19. #include <asm/io.h>
  20. #include <asm/processor.h>
  21. DECLARE_GLOBAL_DATA_PTR;
  22. /* Fixed sdram init -- doesn't use serial presence detect.
  23. *
  24. * This is useful for faster booting in configs where the RAM is unlikely
  25. * to be changed, or for things like NAND booting where space is tight.
  26. */
  27. static long fixed_sdram(void)
  28. {
  29. immap_t *im = (immap_t *)CONFIG_SYS_IMMR;
  30. u32 msize = CONFIG_SYS_DDR_SIZE * 1024 * 1024;
  31. u32 msize_log2 = __ilog2(msize);
  32. out_be32(&im->sysconf.ddrlaw[0].bar,
  33. CONFIG_SYS_SDRAM_BASE & 0xfffff000);
  34. out_be32(&im->sysconf.ddrlaw[0].ar, LBLAWAR_EN | (msize_log2 - 1));
  35. out_be32(&im->sysconf.ddrcdr, CONFIG_SYS_DDRCDR_VALUE);
  36. out_be32(&im->ddr.csbnds[0].csbnds, (msize - 1) >> 24);
  37. out_be32(&im->ddr.cs_config[0], CONFIG_SYS_DDR_CS0_CONFIG);
  38. /* Currently we use only one CS, so disable the other bank. */
  39. out_be32(&im->ddr.cs_config[1], 0);
  40. out_be32(&im->ddr.sdram_clk_cntl, CONFIG_SYS_DDR_SDRAM_CLK_CNTL);
  41. out_be32(&im->ddr.timing_cfg_3, CONFIG_SYS_DDR_TIMING_3);
  42. out_be32(&im->ddr.timing_cfg_1, CONFIG_SYS_DDR_TIMING_1);
  43. out_be32(&im->ddr.timing_cfg_2, CONFIG_SYS_DDR_TIMING_2);
  44. out_be32(&im->ddr.timing_cfg_0, CONFIG_SYS_DDR_TIMING_0);
  45. out_be32(&im->ddr.sdram_cfg, CONFIG_SYS_DDR_SDRAM_CFG);
  46. out_be32(&im->ddr.sdram_cfg2, CONFIG_SYS_DDR_SDRAM_CFG2);
  47. out_be32(&im->ddr.sdram_mode, CONFIG_SYS_DDR_MODE);
  48. out_be32(&im->ddr.sdram_mode2, CONFIG_SYS_DDR_MODE2);
  49. out_be32(&im->ddr.sdram_interval, CONFIG_SYS_DDR_INTERVAL);
  50. sync();
  51. /* enable DDR controller */
  52. setbits_be32(&im->ddr.sdram_cfg, SDRAM_CFG_MEM_EN);
  53. sync();
  54. return get_ram_size(CONFIG_SYS_SDRAM_BASE, msize);
  55. }
  56. int dram_init(void)
  57. {
  58. immap_t *im = (immap_t *)CONFIG_SYS_IMMR;
  59. u32 msize;
  60. if ((in_be32(&im->sysconf.immrbar) & IMMRBAR_BASE_ADDR) != (u32)im)
  61. return -ENXIO;
  62. /* DDR SDRAM */
  63. msize = fixed_sdram();
  64. /* return total bus SDRAM size(bytes) -- DDR */
  65. gd->ram_size = msize;
  66. return 0;
  67. }
  68. #endif /* !CONFIG_MPC83XX_SDRAM */