snapper9260.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Bluewater Systems Snapper 9260/9G20 modules
  4. *
  5. * (C) Copyright 2011 Bluewater Systems
  6. * Author: Andre Renaud <andre@bluewatersys.com>
  7. * Author: Ryan Mallon <ryan@bluewatersys.com>
  8. */
  9. #include <common.h>
  10. #include <dm.h>
  11. #include <init.h>
  12. #include <asm/io.h>
  13. #include <asm/gpio.h>
  14. #include <asm/mach-types.h>
  15. #include <asm/arch/at91sam9260_matrix.h>
  16. #include <asm/arch/at91sam9_smc.h>
  17. #include <asm/arch/at91_common.h>
  18. #include <asm/arch/clk.h>
  19. #include <asm/arch/gpio.h>
  20. #include <asm/arch/atmel_serial.h>
  21. #include <net.h>
  22. #include <netdev.h>
  23. #include <i2c.h>
  24. #include <pca953x.h>
  25. DECLARE_GLOBAL_DATA_PTR;
  26. /* IO Expander pins */
  27. #define IO_EXP_ETH_RESET (0 << 1)
  28. #define IO_EXP_ETH_POWER (1 << 1)
  29. static void macb_hw_init(void)
  30. {
  31. struct at91_port *pioa = (struct at91_port *)ATMEL_BASE_PIOA;
  32. at91_periph_clk_enable(ATMEL_ID_EMAC0);
  33. /* Disable pull-ups to prevent PHY going into test mode */
  34. writel(pin_to_mask(AT91_PIN_PA14) |
  35. pin_to_mask(AT91_PIN_PA15) |
  36. pin_to_mask(AT91_PIN_PA18),
  37. &pioa->pudr);
  38. /* Power down ethernet */
  39. pca953x_set_dir(0x28, IO_EXP_ETH_POWER, PCA953X_DIR_OUT);
  40. pca953x_set_val(0x28, IO_EXP_ETH_POWER, 1);
  41. /* Hold ethernet in reset */
  42. pca953x_set_dir(0x28, IO_EXP_ETH_RESET, PCA953X_DIR_OUT);
  43. pca953x_set_val(0x28, IO_EXP_ETH_RESET, 0);
  44. /* Enable ethernet power */
  45. pca953x_set_val(0x28, IO_EXP_ETH_POWER, 0);
  46. at91_phy_reset();
  47. /* Bring the ethernet out of reset */
  48. pca953x_set_val(0x28, IO_EXP_ETH_RESET, 1);
  49. /* The phy internal reset take 21ms */
  50. udelay(21 * 1000);
  51. /* Re-enable pull-up */
  52. writel(pin_to_mask(AT91_PIN_PA14) |
  53. pin_to_mask(AT91_PIN_PA15) |
  54. pin_to_mask(AT91_PIN_PA18),
  55. &pioa->puer);
  56. at91_macb_hw_init();
  57. }
  58. static void nand_hw_init(void)
  59. {
  60. struct at91_smc *smc = (struct at91_smc *)ATMEL_BASE_SMC;
  61. struct at91_matrix *matrix = (struct at91_matrix *)ATMEL_BASE_MATRIX;
  62. unsigned long csa;
  63. /* Enable CS3 as NAND/SmartMedia */
  64. csa = readl(&matrix->ebicsa);
  65. csa |= AT91_MATRIX_CS3A_SMC_SMARTMEDIA;
  66. writel(csa, &matrix->ebicsa);
  67. /* Configure SMC CS3 for NAND/SmartMedia */
  68. writel(AT91_SMC_SETUP_NWE(2) | AT91_SMC_SETUP_NCS_WR(0) |
  69. AT91_SMC_SETUP_NRD(2) | AT91_SMC_SETUP_NCS_RD(0),
  70. &smc->cs[3].setup);
  71. writel(AT91_SMC_PULSE_NWE(4) | AT91_SMC_PULSE_NCS_WR(4) |
  72. AT91_SMC_PULSE_NRD(4) | AT91_SMC_PULSE_NCS_RD(4),
  73. &smc->cs[3].pulse);
  74. writel(AT91_SMC_CYCLE_NWE(7) | AT91_SMC_CYCLE_NRD(7),
  75. &smc->cs[3].cycle);
  76. writel(AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE |
  77. AT91_SMC_MODE_EXNW_DISABLE |
  78. AT91_SMC_MODE_DBW_8 |
  79. AT91_SMC_MODE_TDF_CYCLE(3),
  80. &smc->cs[3].mode);
  81. /* Configure RDY/BSY */
  82. gpio_request(CONFIG_SYS_NAND_READY_PIN, "nand_rdy");
  83. gpio_direction_input(CONFIG_SYS_NAND_READY_PIN);
  84. /* Enable NandFlash */
  85. gpio_request(CONFIG_SYS_NAND_ENABLE_PIN, "nand_ce");
  86. gpio_direction_output(CONFIG_SYS_NAND_ENABLE_PIN, 1);
  87. }
  88. int board_init(void)
  89. {
  90. at91_periph_clk_enable(ATMEL_ID_PIOA);
  91. at91_periph_clk_enable(ATMEL_ID_PIOB);
  92. at91_periph_clk_enable(ATMEL_ID_PIOC);
  93. /* The mach-type is the same for both Snapper 9260 and 9G20 */
  94. gd->bd->bi_arch_number = MACH_TYPE_SNAPPER_9260;
  95. /* Address of boot parameters */
  96. gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
  97. /* Initialise peripherals */
  98. at91_seriald_hw_init();
  99. i2c_set_bus_num(0);
  100. nand_hw_init();
  101. macb_hw_init();
  102. return 0;
  103. }
  104. int board_eth_init(bd_t *bis)
  105. {
  106. return macb_eth_initialize(0, (void *)ATMEL_BASE_EMAC0, 0x1f);
  107. }
  108. int dram_init(void)
  109. {
  110. gd->ram_size = get_ram_size((void *)CONFIG_SYS_SDRAM_BASE,
  111. CONFIG_SYS_SDRAM_SIZE);
  112. return 0;
  113. }
  114. void reset_phy(void)
  115. {
  116. }
  117. static struct atmel_serial_platdata at91sam9260_serial_plat = {
  118. .base_addr = ATMEL_BASE_DBGU,
  119. };
  120. U_BOOT_DEVICE(at91sam9260_serial) = {
  121. .name = "serial_atmel",
  122. .platdata = &at91sam9260_serial_plat,
  123. };