fsl_espi.c 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315
  1. /*
  2. * eSPI controller driver.
  3. *
  4. * Copyright 2010-2011 Freescale Semiconductor, Inc.
  5. * Author: Mingkai Hu (Mingkai.hu@freescale.com)
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #include <common.h>
  10. #include <malloc.h>
  11. #include <spi.h>
  12. #include <asm/immap_85xx.h>
  13. struct fsl_spi_slave {
  14. struct spi_slave slave;
  15. unsigned int div16;
  16. unsigned int pm;
  17. unsigned int mode;
  18. size_t cmd_len;
  19. u8 cmd_buf[16];
  20. size_t data_len;
  21. unsigned int max_transfer_length;
  22. };
  23. #define to_fsl_spi_slave(s) container_of(s, struct fsl_spi_slave, slave)
  24. #define ESPI_MAX_CS_NUM 4
  25. #define ESPI_EV_RNE (1 << 9)
  26. #define ESPI_EV_TNF (1 << 8)
  27. #define ESPI_MODE_EN (1 << 31) /* Enable interface */
  28. #define ESPI_MODE_TXTHR(x) ((x) << 8) /* Tx FIFO threshold */
  29. #define ESPI_MODE_RXTHR(x) ((x) << 0) /* Rx FIFO threshold */
  30. #define ESPI_COM_CS(x) ((x) << 30)
  31. #define ESPI_COM_TRANLEN(x) ((x) << 0)
  32. #define ESPI_CSMODE_CI_INACTIVEHIGH (1 << 31)
  33. #define ESPI_CSMODE_CP_BEGIN_EDGCLK (1 << 30)
  34. #define ESPI_CSMODE_REV_MSB_FIRST (1 << 29)
  35. #define ESPI_CSMODE_DIV16 (1 << 28)
  36. #define ESPI_CSMODE_PM(x) ((x) << 24)
  37. #define ESPI_CSMODE_POL_ASSERTED_LOW (1 << 20)
  38. #define ESPI_CSMODE_LEN(x) ((x) << 16)
  39. #define ESPI_CSMODE_CSBEF(x) ((x) << 12)
  40. #define ESPI_CSMODE_CSAFT(x) ((x) << 8)
  41. #define ESPI_CSMODE_CSCG(x) ((x) << 3)
  42. #define ESPI_CSMODE_INIT_VAL (ESPI_CSMODE_POL_ASSERTED_LOW | \
  43. ESPI_CSMODE_CSBEF(0) | ESPI_CSMODE_CSAFT(0) | \
  44. ESPI_CSMODE_CSCG(1))
  45. #define ESPI_MAX_DATA_TRANSFER_LEN 0xFFF0
  46. struct spi_slave *spi_setup_slave(unsigned int bus, unsigned int cs,
  47. unsigned int max_hz, unsigned int mode)
  48. {
  49. struct fsl_spi_slave *fsl;
  50. sys_info_t sysinfo;
  51. unsigned long spibrg = 0;
  52. unsigned char pm = 0;
  53. if (!spi_cs_is_valid(bus, cs))
  54. return NULL;
  55. fsl = spi_alloc_slave(struct fsl_spi_slave, bus, cs);
  56. if (!fsl)
  57. return NULL;
  58. fsl->mode = mode;
  59. fsl->max_transfer_length = ESPI_MAX_DATA_TRANSFER_LEN;
  60. /* Set eSPI BRG clock source */
  61. get_sys_info(&sysinfo);
  62. spibrg = sysinfo.freq_systembus / 2;
  63. fsl->div16 = 0;
  64. if ((spibrg / max_hz) > 32) {
  65. fsl->div16 = ESPI_CSMODE_DIV16;
  66. pm = spibrg / (max_hz * 16 * 2);
  67. if (pm > 16) {
  68. pm = 16;
  69. debug("Requested speed is too low: %d Hz, %ld Hz "
  70. "is used.\n", max_hz, spibrg / (32 * 16));
  71. }
  72. } else
  73. pm = spibrg / (max_hz * 2);
  74. if (pm)
  75. pm--;
  76. fsl->pm = pm;
  77. return &fsl->slave;
  78. }
  79. void spi_free_slave(struct spi_slave *slave)
  80. {
  81. struct fsl_spi_slave *fsl = to_fsl_spi_slave(slave);
  82. free(fsl);
  83. }
  84. void spi_init(void)
  85. {
  86. }
  87. int spi_claim_bus(struct spi_slave *slave)
  88. {
  89. struct fsl_spi_slave *fsl = to_fsl_spi_slave(slave);
  90. ccsr_espi_t *espi = (void *)(CONFIG_SYS_MPC85xx_ESPI_ADDR);
  91. unsigned char pm = fsl->pm;
  92. unsigned int cs = slave->cs;
  93. unsigned int mode = fsl->mode;
  94. unsigned int div16 = fsl->div16;
  95. int i;
  96. debug("%s: bus:%i cs:%i\n", __func__, slave->bus, cs);
  97. /* Enable eSPI interface */
  98. out_be32(&espi->mode, ESPI_MODE_RXTHR(3)
  99. | ESPI_MODE_TXTHR(4) | ESPI_MODE_EN);
  100. out_be32(&espi->event, 0xffffffff); /* Clear all eSPI events */
  101. out_be32(&espi->mask, 0x00000000); /* Mask all eSPI interrupts */
  102. /* Init CS mode interface */
  103. for (i = 0; i < ESPI_MAX_CS_NUM; i++)
  104. out_be32(&espi->csmode[i], ESPI_CSMODE_INIT_VAL);
  105. out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs]) &
  106. ~(ESPI_CSMODE_PM(0xF) | ESPI_CSMODE_DIV16
  107. | ESPI_CSMODE_CI_INACTIVEHIGH | ESPI_CSMODE_CP_BEGIN_EDGCLK
  108. | ESPI_CSMODE_REV_MSB_FIRST | ESPI_CSMODE_LEN(0xF)));
  109. /* Set eSPI BRG clock source */
  110. out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs])
  111. | ESPI_CSMODE_PM(pm) | div16);
  112. /* Set eSPI mode */
  113. if (mode & SPI_CPHA)
  114. out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs])
  115. | ESPI_CSMODE_CP_BEGIN_EDGCLK);
  116. if (mode & SPI_CPOL)
  117. out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs])
  118. | ESPI_CSMODE_CI_INACTIVEHIGH);
  119. /* Character bit order: msb first */
  120. out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs])
  121. | ESPI_CSMODE_REV_MSB_FIRST);
  122. /* Character length in bits, between 0x3~0xf, i.e. 4bits~16bits */
  123. out_be32(&espi->csmode[cs], in_be32(&espi->csmode[cs])
  124. | ESPI_CSMODE_LEN(7));
  125. return 0;
  126. }
  127. void spi_release_bus(struct spi_slave *slave)
  128. {
  129. }
  130. int spi_xfer(struct spi_slave *slave, unsigned int bitlen, const void *data_out,
  131. void *data_in, unsigned long flags)
  132. {
  133. struct fsl_spi_slave *fsl = to_fsl_spi_slave(slave);
  134. ccsr_espi_t *espi = (void *)(CONFIG_SYS_MPC85xx_ESPI_ADDR);
  135. unsigned int tmpdout, tmpdin, event;
  136. const void *dout = NULL;
  137. void *din = NULL;
  138. int len = 0;
  139. int num_blks, num_chunks, max_tran_len, tran_len;
  140. int num_bytes;
  141. unsigned char *ch;
  142. unsigned char *buffer = NULL;
  143. size_t buf_len;
  144. u8 *cmd_buf = fsl->cmd_buf;
  145. size_t cmd_len = fsl->cmd_len;
  146. size_t data_len = bitlen / 8;
  147. size_t rx_offset = 0;
  148. max_tran_len = fsl->max_transfer_length;
  149. switch (flags) {
  150. case SPI_XFER_BEGIN:
  151. cmd_len = fsl->cmd_len = data_len;
  152. memcpy(cmd_buf, data_out, cmd_len);
  153. return 0;
  154. case 0:
  155. case SPI_XFER_END:
  156. if (bitlen == 0) {
  157. spi_cs_deactivate(slave);
  158. return 0;
  159. }
  160. buf_len = 2 * cmd_len + min(data_len, max_tran_len);
  161. len = cmd_len + data_len;
  162. rx_offset = cmd_len;
  163. buffer = (unsigned char *)malloc(buf_len);
  164. if (!buffer) {
  165. debug("SF: Failed to malloc memory.\n");
  166. return 1;
  167. }
  168. memcpy(buffer, cmd_buf, cmd_len);
  169. if (data_in == NULL)
  170. memcpy(buffer + cmd_len, data_out, data_len);
  171. break;
  172. case SPI_XFER_BEGIN | SPI_XFER_END:
  173. len = data_len;
  174. buffer = (unsigned char *)malloc(len * 2);
  175. if (!buffer) {
  176. debug("SF: Failed to malloc memory.\n");
  177. return 1;
  178. }
  179. memcpy(buffer, data_out, len);
  180. rx_offset = len;
  181. cmd_len = 0;
  182. break;
  183. }
  184. debug("spi_xfer: slave %u:%u dout %08X(%p) din %08X(%p) len %u\n",
  185. slave->bus, slave->cs, *(uint *) dout,
  186. dout, *(uint *) din, din, len);
  187. num_chunks = DIV_ROUND_UP(data_len, max_tran_len);
  188. while (num_chunks--) {
  189. if (data_in)
  190. din = buffer + rx_offset;
  191. dout = buffer;
  192. tran_len = min(data_len , max_tran_len);
  193. num_blks = DIV_ROUND_UP(tran_len + cmd_len, 4);
  194. num_bytes = (tran_len + cmd_len) % 4;
  195. fsl->data_len = tran_len + cmd_len;
  196. spi_cs_activate(slave);
  197. /* Clear all eSPI events */
  198. out_be32(&espi->event , 0xffffffff);
  199. /* handle data in 32-bit chunks */
  200. while (num_blks--) {
  201. event = in_be32(&espi->event);
  202. if (event & ESPI_EV_TNF) {
  203. tmpdout = *(u32 *)dout;
  204. /* Set up the next iteration */
  205. if (len > 4) {
  206. len -= 4;
  207. dout += 4;
  208. }
  209. out_be32(&espi->tx, tmpdout);
  210. out_be32(&espi->event, ESPI_EV_TNF);
  211. debug("***spi_xfer:...%08x written\n", tmpdout);
  212. }
  213. /* Wait for eSPI transmit to get out */
  214. udelay(80);
  215. event = in_be32(&espi->event);
  216. if (event & ESPI_EV_RNE) {
  217. tmpdin = in_be32(&espi->rx);
  218. if (num_blks == 0 && num_bytes != 0) {
  219. ch = (unsigned char *)&tmpdin;
  220. while (num_bytes--)
  221. *(unsigned char *)din++ = *ch++;
  222. } else {
  223. *(u32 *) din = tmpdin;
  224. din += 4;
  225. }
  226. out_be32(&espi->event, in_be32(&espi->event)
  227. | ESPI_EV_RNE);
  228. debug("***spi_xfer:...%08x readed\n", tmpdin);
  229. }
  230. }
  231. if (data_in) {
  232. memcpy(data_in, buffer + 2 * cmd_len, tran_len);
  233. if (*buffer == 0x0b) {
  234. data_in += tran_len;
  235. data_len -= tran_len;
  236. *(int *)buffer += tran_len;
  237. }
  238. }
  239. spi_cs_deactivate(slave);
  240. }
  241. free(buffer);
  242. return 0;
  243. }
  244. int spi_cs_is_valid(unsigned int bus, unsigned int cs)
  245. {
  246. return bus == 0 && cs < ESPI_MAX_CS_NUM;
  247. }
  248. void spi_cs_activate(struct spi_slave *slave)
  249. {
  250. struct fsl_spi_slave *fsl = to_fsl_spi_slave(slave);
  251. ccsr_espi_t *espi = (void *)(CONFIG_SYS_MPC85xx_ESPI_ADDR);
  252. unsigned int com = 0;
  253. size_t data_len = fsl->data_len;
  254. com &= ~(ESPI_COM_CS(0x3) | ESPI_COM_TRANLEN(0xFFFF));
  255. com |= ESPI_COM_CS(slave->cs);
  256. com |= ESPI_COM_TRANLEN(data_len - 1);
  257. out_be32(&espi->com, com);
  258. }
  259. void spi_cs_deactivate(struct spi_slave *slave)
  260. {
  261. ccsr_espi_t *espi = (void *)(CONFIG_SYS_MPC85xx_ESPI_ADDR);
  262. /* clear the RXCNT and TXCNT */
  263. out_be32(&espi->mode, in_be32(&espi->mode) & (~ESPI_MODE_EN));
  264. out_be32(&espi->mode, in_be32(&espi->mode) | ESPI_MODE_EN);
  265. }