rk3328-cru.h 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Copyright (c) 2016 Rockchip Electronics Co. Ltd.
  4. * Author: Elaine <zhangqing@rock-chips.com>
  5. */
  6. #ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3328_H
  7. #define _DT_BINDINGS_CLK_ROCKCHIP_RK3328_H
  8. /* core clocks */
  9. #define PLL_APLL 1
  10. #define PLL_DPLL 2
  11. #define PLL_CPLL 3
  12. #define PLL_GPLL 4
  13. #define PLL_NPLL 5
  14. #define ARMCLK 6
  15. /* sclk gates (special clocks) */
  16. #define SCLK_RTC32K 30
  17. #define SCLK_SDMMC_EXT 31
  18. #define SCLK_SPI 32
  19. #define SCLK_SDMMC 33
  20. #define SCLK_SDIO 34
  21. #define SCLK_EMMC 35
  22. #define SCLK_TSADC 36
  23. #define SCLK_SARADC 37
  24. #define SCLK_UART0 38
  25. #define SCLK_UART1 39
  26. #define SCLK_UART2 40
  27. #define SCLK_I2S0 41
  28. #define SCLK_I2S1 42
  29. #define SCLK_I2S2 43
  30. #define SCLK_I2S1_OUT 44
  31. #define SCLK_I2S2_OUT 45
  32. #define SCLK_SPDIF 46
  33. #define SCLK_TIMER0 47
  34. #define SCLK_TIMER1 48
  35. #define SCLK_TIMER2 49
  36. #define SCLK_TIMER3 50
  37. #define SCLK_TIMER4 51
  38. #define SCLK_TIMER5 52
  39. #define SCLK_WIFI 53
  40. #define SCLK_CIF_OUT 54
  41. #define SCLK_I2C0 55
  42. #define SCLK_I2C1 56
  43. #define SCLK_I2C2 57
  44. #define SCLK_I2C3 58
  45. #define SCLK_CRYPTO 59
  46. #define SCLK_PWM 60
  47. #define SCLK_PDM 61
  48. #define SCLK_EFUSE 62
  49. #define SCLK_OTP 63
  50. #define SCLK_DDRCLK 64
  51. #define SCLK_VDEC_CABAC 65
  52. #define SCLK_VDEC_CORE 66
  53. #define SCLK_VENC_DSP 67
  54. #define SCLK_VENC_CORE 68
  55. #define SCLK_RGA 69
  56. #define SCLK_HDMI_SFC 70
  57. #define SCLK_HDMI_CEC 71
  58. #define SCLK_USB3_REF 72
  59. #define SCLK_USB3_SUSPEND 73
  60. #define SCLK_SDMMC_DRV 74
  61. #define SCLK_SDIO_DRV 75
  62. #define SCLK_EMMC_DRV 76
  63. #define SCLK_SDMMC_EXT_DRV 77
  64. #define SCLK_SDMMC_SAMPLE 78
  65. #define SCLK_SDIO_SAMPLE 79
  66. #define SCLK_EMMC_SAMPLE 80
  67. #define SCLK_SDMMC_EXT_SAMPLE 81
  68. #define SCLK_VOP 82
  69. #define SCLK_MAC2PHY_RXTX 83
  70. #define SCLK_MAC2PHY_SRC 84
  71. #define SCLK_MAC2PHY_REF 85
  72. #define SCLK_MAC2PHY_OUT 86
  73. #define SCLK_MAC2IO_RX 87
  74. #define SCLK_MAC2IO_TX 88
  75. #define SCLK_MAC2IO_REFOUT 89
  76. #define SCLK_MAC2IO_REF 90
  77. #define SCLK_MAC2IO_OUT 91
  78. #define SCLK_TSP 92
  79. #define SCLK_HSADC_TSP 93
  80. #define SCLK_USB3PHY_REF 94
  81. #define SCLK_REF_USB3OTG 95
  82. #define SCLK_USB3OTG_REF 96
  83. #define SCLK_USB3OTG_SUSPEND 97
  84. #define SCLK_REF_USB3OTG_SRC 98
  85. #define SCLK_MAC2IO_SRC 99
  86. #define SCLK_MAC2IO 100
  87. #define SCLK_MAC2PHY 101
  88. #define SCLK_MAC2IO_EXT 102
  89. /* dclk gates */
  90. #define DCLK_LCDC 120
  91. #define DCLK_HDMIPHY 121
  92. #define HDMIPHY 122
  93. #define USB480M 123
  94. #define DCLK_LCDC_SRC 124
  95. /* aclk gates */
  96. #define ACLK_AXISRAM 130
  97. #define ACLK_VOP_PRE 131
  98. #define ACLK_USB3OTG 132
  99. #define ACLK_RGA_PRE 133
  100. #define ACLK_DMAC 134
  101. #define ACLK_GPU 135
  102. #define ACLK_BUS_PRE 136
  103. #define ACLK_PERI_PRE 137
  104. #define ACLK_RKVDEC_PRE 138
  105. #define ACLK_RKVDEC 139
  106. #define ACLK_RKVENC 140
  107. #define ACLK_VPU_PRE 141
  108. #define ACLK_VIO_PRE 142
  109. #define ACLK_VPU 143
  110. #define ACLK_VIO 144
  111. #define ACLK_VOP 145
  112. #define ACLK_GMAC 146
  113. #define ACLK_H265 147
  114. #define ACLK_H264 148
  115. #define ACLK_MAC2PHY 149
  116. #define ACLK_MAC2IO 150
  117. #define ACLK_DCF 151
  118. #define ACLK_TSP 152
  119. #define ACLK_PERI 153
  120. #define ACLK_RGA 154
  121. #define ACLK_IEP 155
  122. #define ACLK_CIF 156
  123. #define ACLK_HDCP 157
  124. /* pclk gates */
  125. #define PCLK_GPIO0 200
  126. #define PCLK_GPIO1 201
  127. #define PCLK_GPIO2 202
  128. #define PCLK_GPIO3 203
  129. #define PCLK_GRF 204
  130. #define PCLK_I2C0 205
  131. #define PCLK_I2C1 206
  132. #define PCLK_I2C2 207
  133. #define PCLK_I2C3 208
  134. #define PCLK_SPI 209
  135. #define PCLK_UART0 210
  136. #define PCLK_UART1 211
  137. #define PCLK_UART2 212
  138. #define PCLK_TSADC 213
  139. #define PCLK_PWM 214
  140. #define PCLK_TIMER 215
  141. #define PCLK_BUS_PRE 216
  142. #define PCLK_PERI_PRE 217
  143. #define PCLK_HDMI_CTRL 218
  144. #define PCLK_HDMI_PHY 219
  145. #define PCLK_GMAC 220
  146. #define PCLK_H265 221
  147. #define PCLK_MAC2PHY 222
  148. #define PCLK_MAC2IO 223
  149. #define PCLK_USB3PHY_OTG 224
  150. #define PCLK_USB3PHY_PIPE 225
  151. #define PCLK_USB3_GRF 226
  152. #define PCLK_USB2_GRF 227
  153. #define PCLK_HDMIPHY 228
  154. #define PCLK_DDR 229
  155. #define PCLK_PERI 230
  156. #define PCLK_HDMI 231
  157. #define PCLK_HDCP 232
  158. #define PCLK_DCF 233
  159. #define PCLK_SARADC 234
  160. #define PCLK_ACODECPHY 235
  161. #define PCLK_WDT 236
  162. /* hclk gates */
  163. #define HCLK_PERI 308
  164. #define HCLK_TSP 309
  165. #define HCLK_GMAC 310
  166. #define HCLK_I2S0_8CH 311
  167. #define HCLK_I2S1_8CH 312
  168. #define HCLK_I2S2_2CH 313
  169. #define HCLK_SPDIF_8CH 314
  170. #define HCLK_VOP 315
  171. #define HCLK_NANDC 316
  172. #define HCLK_SDMMC 317
  173. #define HCLK_SDIO 318
  174. #define HCLK_EMMC 319
  175. #define HCLK_SDMMC_EXT 320
  176. #define HCLK_RKVDEC_PRE 321
  177. #define HCLK_RKVDEC 322
  178. #define HCLK_RKVENC 323
  179. #define HCLK_VPU_PRE 324
  180. #define HCLK_VIO_PRE 325
  181. #define HCLK_VPU 326
  182. #define HCLK_BUS_PRE 328
  183. #define HCLK_PERI_PRE 329
  184. #define HCLK_H264 330
  185. #define HCLK_CIF 331
  186. #define HCLK_OTG_PMU 332
  187. #define HCLK_OTG 333
  188. #define HCLK_HOST0 334
  189. #define HCLK_HOST0_ARB 335
  190. #define HCLK_CRYPTO_MST 336
  191. #define HCLK_CRYPTO_SLV 337
  192. #define HCLK_PDM 338
  193. #define HCLK_IEP 339
  194. #define HCLK_RGA 340
  195. #define HCLK_HDCP 341
  196. #define CLK_NR_CLKS (HCLK_HDCP + 1)
  197. /* soft-reset indices */
  198. #define SRST_CORE0_PO 0
  199. #define SRST_CORE1_PO 1
  200. #define SRST_CORE2_PO 2
  201. #define SRST_CORE3_PO 3
  202. #define SRST_CORE0 4
  203. #define SRST_CORE1 5
  204. #define SRST_CORE2 6
  205. #define SRST_CORE3 7
  206. #define SRST_CORE0_DBG 8
  207. #define SRST_CORE1_DBG 9
  208. #define SRST_CORE2_DBG 10
  209. #define SRST_CORE3_DBG 11
  210. #define SRST_TOPDBG 12
  211. #define SRST_CORE_NIU 13
  212. #define SRST_STRC_A 14
  213. #define SRST_L2C 15
  214. #define SRST_A53_GIC 18
  215. #define SRST_DAP 19
  216. #define SRST_PMU_P 21
  217. #define SRST_EFUSE 22
  218. #define SRST_BUSSYS_H 23
  219. #define SRST_BUSSYS_P 24
  220. #define SRST_SPDIF 25
  221. #define SRST_INTMEM 26
  222. #define SRST_ROM 27
  223. #define SRST_GPIO0 28
  224. #define SRST_GPIO1 29
  225. #define SRST_GPIO2 30
  226. #define SRST_GPIO3 31
  227. #define SRST_I2S0 32
  228. #define SRST_I2S1 33
  229. #define SRST_I2S2 34
  230. #define SRST_I2S0_H 35
  231. #define SRST_I2S1_H 36
  232. #define SRST_I2S2_H 37
  233. #define SRST_UART0 38
  234. #define SRST_UART1 39
  235. #define SRST_UART2 40
  236. #define SRST_UART0_P 41
  237. #define SRST_UART1_P 42
  238. #define SRST_UART2_P 43
  239. #define SRST_I2C0 44
  240. #define SRST_I2C1 45
  241. #define SRST_I2C2 46
  242. #define SRST_I2C3 47
  243. #define SRST_I2C0_P 48
  244. #define SRST_I2C1_P 49
  245. #define SRST_I2C2_P 50
  246. #define SRST_I2C3_P 51
  247. #define SRST_EFUSE_SE_P 52
  248. #define SRST_EFUSE_NS_P 53
  249. #define SRST_PWM0 54
  250. #define SRST_PWM0_P 55
  251. #define SRST_DMA 56
  252. #define SRST_TSP_A 57
  253. #define SRST_TSP_H 58
  254. #define SRST_TSP 59
  255. #define SRST_TSP_HSADC 60
  256. #define SRST_DCF_A 61
  257. #define SRST_DCF_P 62
  258. #define SRST_SCR 64
  259. #define SRST_SPI 65
  260. #define SRST_TSADC 66
  261. #define SRST_TSADC_P 67
  262. #define SRST_CRYPTO 68
  263. #define SRST_SGRF 69
  264. #define SRST_GRF 70
  265. #define SRST_USB_GRF 71
  266. #define SRST_TIMER_6CH_P 72
  267. #define SRST_TIMER0 73
  268. #define SRST_TIMER1 74
  269. #define SRST_TIMER2 75
  270. #define SRST_TIMER3 76
  271. #define SRST_TIMER4 77
  272. #define SRST_TIMER5 78
  273. #define SRST_USB3GRF 79
  274. #define SRST_PHYNIU 80
  275. #define SRST_HDMIPHY 81
  276. #define SRST_VDAC 82
  277. #define SRST_ACODEC_p 83
  278. #define SRST_SARADC 85
  279. #define SRST_SARADC_P 86
  280. #define SRST_GRF_DDR 87
  281. #define SRST_DFIMON 88
  282. #define SRST_MSCH 89
  283. #define SRST_DDRMSCH 91
  284. #define SRST_DDRCTRL 92
  285. #define SRST_DDRCTRL_P 93
  286. #define SRST_DDRPHY 94
  287. #define SRST_DDRPHY_P 95
  288. #define SRST_GMAC_NIU_A 96
  289. #define SRST_GMAC_NIU_P 97
  290. #define SRST_GMAC2PHY_A 98
  291. #define SRST_GMAC2IO_A 99
  292. #define SRST_MACPHY 100
  293. #define SRST_OTP_PHY 101
  294. #define SRST_GPU_A 102
  295. #define SRST_GPU_NIU_A 103
  296. #define SRST_SDMMCEXT 104
  297. #define SRST_PERIPH_NIU_A 105
  298. #define SRST_PERIHP_NIU_H 106
  299. #define SRST_PERIHP_P 107
  300. #define SRST_PERIPHSYS_H 108
  301. #define SRST_MMC0 109
  302. #define SRST_SDIO 110
  303. #define SRST_EMMC 111
  304. #define SRST_USB2OTG_H 112
  305. #define SRST_USB2OTG 113
  306. #define SRST_USB2OTG_ADP 114
  307. #define SRST_USB2HOST_H 115
  308. #define SRST_USB2HOST_ARB 116
  309. #define SRST_USB2HOST_AUX 117
  310. #define SRST_USB2HOST_EHCIPHY 118
  311. #define SRST_USB2HOST_UTMI 119
  312. #define SRST_USB3OTG 120
  313. #define SRST_USBPOR 121
  314. #define SRST_USB2OTG_UTMI 122
  315. #define SRST_USB2HOST_PHY_UTMI 123
  316. #define SRST_USB3OTG_UTMI 124
  317. #define SRST_USB3PHY_U2 125
  318. #define SRST_USB3PHY_U3 126
  319. #define SRST_USB3PHY_PIPE 127
  320. #define SRST_VIO_A 128
  321. #define SRST_VIO_BUS_H 129
  322. #define SRST_VIO_H2P_H 130
  323. #define SRST_VIO_ARBI_H 131
  324. #define SRST_VOP_NIU_A 132
  325. #define SRST_VOP_A 133
  326. #define SRST_VOP_H 134
  327. #define SRST_VOP_D 135
  328. #define SRST_RGA 136
  329. #define SRST_RGA_NIU_A 137
  330. #define SRST_RGA_A 138
  331. #define SRST_RGA_H 139
  332. #define SRST_IEP_A 140
  333. #define SRST_IEP_H 141
  334. #define SRST_HDMI 142
  335. #define SRST_HDMI_P 143
  336. #define SRST_HDCP_A 144
  337. #define SRST_HDCP 145
  338. #define SRST_HDCP_H 146
  339. #define SRST_CIF_A 147
  340. #define SRST_CIF_H 148
  341. #define SRST_CIF_P 149
  342. #define SRST_OTP_P 150
  343. #define SRST_OTP_SBPI 151
  344. #define SRST_OTP_USER 152
  345. #define SRST_DDRCTRL_A 153
  346. #define SRST_DDRSTDY_P 154
  347. #define SRST_DDRSTDY 155
  348. #define SRST_PDM_H 156
  349. #define SRST_PDM 157
  350. #define SRST_USB3PHY_OTG_P 158
  351. #define SRST_USB3PHY_PIPE_P 159
  352. #define SRST_VCODEC_A 160
  353. #define SRST_VCODEC_NIU_A 161
  354. #define SRST_VCODEC_H 162
  355. #define SRST_VCODEC_NIU_H 163
  356. #define SRST_VDEC_A 164
  357. #define SRST_VDEC_NIU_A 165
  358. #define SRST_VDEC_H 166
  359. #define SRST_VDEC_NIU_H 167
  360. #define SRST_VDEC_CORE 168
  361. #define SRST_VDEC_CABAC 169
  362. #define SRST_DDRPHYDIV 175
  363. #define SRST_RKVENC_NIU_A 176
  364. #define SRST_RKVENC_NIU_H 177
  365. #define SRST_RKVENC_H265_A 178
  366. #define SRST_RKVENC_H265_P 179
  367. #define SRST_RKVENC_H265_CORE 180
  368. #define SRST_RKVENC_H265_DSP 181
  369. #define SRST_RKVENC_H264_A 182
  370. #define SRST_RKVENC_H264_H 183
  371. #define SRST_RKVENC_INTMEM 184
  372. #endif