omap4.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright 2017 Texas Instruments, Inc.
  4. */
  5. #ifndef __DT_BINDINGS_CLK_OMAP4_H
  6. #define __DT_BINDINGS_CLK_OMAP4_H
  7. #define OMAP4_CLKCTRL_OFFSET 0x20
  8. #define OMAP4_CLKCTRL_INDEX(offset) ((offset) - OMAP4_CLKCTRL_OFFSET)
  9. /* mpuss clocks */
  10. #define OMAP4_MPU_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  11. /* tesla clocks */
  12. #define OMAP4_DSP_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  13. /* abe clocks */
  14. #define OMAP4_L4_ABE_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  15. #define OMAP4_AESS_CLKCTRL OMAP4_CLKCTRL_INDEX(0x28)
  16. #define OMAP4_MCPDM_CLKCTRL OMAP4_CLKCTRL_INDEX(0x30)
  17. #define OMAP4_DMIC_CLKCTRL OMAP4_CLKCTRL_INDEX(0x38)
  18. #define OMAP4_MCASP_CLKCTRL OMAP4_CLKCTRL_INDEX(0x40)
  19. #define OMAP4_MCBSP1_CLKCTRL OMAP4_CLKCTRL_INDEX(0x48)
  20. #define OMAP4_MCBSP2_CLKCTRL OMAP4_CLKCTRL_INDEX(0x50)
  21. #define OMAP4_MCBSP3_CLKCTRL OMAP4_CLKCTRL_INDEX(0x58)
  22. #define OMAP4_SLIMBUS1_CLKCTRL OMAP4_CLKCTRL_INDEX(0x60)
  23. #define OMAP4_TIMER5_CLKCTRL OMAP4_CLKCTRL_INDEX(0x68)
  24. #define OMAP4_TIMER6_CLKCTRL OMAP4_CLKCTRL_INDEX(0x70)
  25. #define OMAP4_TIMER7_CLKCTRL OMAP4_CLKCTRL_INDEX(0x78)
  26. #define OMAP4_TIMER8_CLKCTRL OMAP4_CLKCTRL_INDEX(0x80)
  27. #define OMAP4_WD_TIMER3_CLKCTRL OMAP4_CLKCTRL_INDEX(0x88)
  28. /* l4_ao clocks */
  29. #define OMAP4_SMARTREFLEX_MPU_CLKCTRL OMAP4_CLKCTRL_INDEX(0x28)
  30. #define OMAP4_SMARTREFLEX_IVA_CLKCTRL OMAP4_CLKCTRL_INDEX(0x30)
  31. #define OMAP4_SMARTREFLEX_CORE_CLKCTRL OMAP4_CLKCTRL_INDEX(0x38)
  32. /* l3_1 clocks */
  33. #define OMAP4_L3_MAIN_1_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  34. /* l3_2 clocks */
  35. #define OMAP4_L3_MAIN_2_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  36. #define OMAP4_GPMC_CLKCTRL OMAP4_CLKCTRL_INDEX(0x28)
  37. #define OMAP4_OCMC_RAM_CLKCTRL OMAP4_CLKCTRL_INDEX(0x30)
  38. /* ducati clocks */
  39. #define OMAP4_IPU_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  40. /* l3_dma clocks */
  41. #define OMAP4_DMA_SYSTEM_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  42. /* l3_emif clocks */
  43. #define OMAP4_DMM_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  44. #define OMAP4_EMIF1_CLKCTRL OMAP4_CLKCTRL_INDEX(0x30)
  45. #define OMAP4_EMIF2_CLKCTRL OMAP4_CLKCTRL_INDEX(0x38)
  46. /* d2d clocks */
  47. #define OMAP4_C2C_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  48. /* l4_cfg clocks */
  49. #define OMAP4_L4_CFG_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  50. #define OMAP4_SPINLOCK_CLKCTRL OMAP4_CLKCTRL_INDEX(0x28)
  51. #define OMAP4_MAILBOX_CLKCTRL OMAP4_CLKCTRL_INDEX(0x30)
  52. /* l3_instr clocks */
  53. #define OMAP4_L3_MAIN_3_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  54. #define OMAP4_L3_INSTR_CLKCTRL OMAP4_CLKCTRL_INDEX(0x28)
  55. #define OMAP4_OCP_WP_NOC_CLKCTRL OMAP4_CLKCTRL_INDEX(0x40)
  56. /* ivahd clocks */
  57. #define OMAP4_IVA_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  58. #define OMAP4_SL2IF_CLKCTRL OMAP4_CLKCTRL_INDEX(0x28)
  59. /* iss clocks */
  60. #define OMAP4_ISS_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  61. #define OMAP4_FDIF_CLKCTRL OMAP4_CLKCTRL_INDEX(0x28)
  62. /* l3_dss clocks */
  63. #define OMAP4_DSS_CORE_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  64. /* l3_gfx clocks */
  65. #define OMAP4_GPU_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  66. /* l3_init clocks */
  67. #define OMAP4_MMC1_CLKCTRL OMAP4_CLKCTRL_INDEX(0x28)
  68. #define OMAP4_MMC2_CLKCTRL OMAP4_CLKCTRL_INDEX(0x30)
  69. #define OMAP4_HSI_CLKCTRL OMAP4_CLKCTRL_INDEX(0x38)
  70. #define OMAP4_USB_HOST_HS_CLKCTRL OMAP4_CLKCTRL_INDEX(0x58)
  71. #define OMAP4_USB_OTG_HS_CLKCTRL OMAP4_CLKCTRL_INDEX(0x60)
  72. #define OMAP4_USB_TLL_HS_CLKCTRL OMAP4_CLKCTRL_INDEX(0x68)
  73. #define OMAP4_USB_HOST_FS_CLKCTRL OMAP4_CLKCTRL_INDEX(0xd0)
  74. #define OMAP4_OCP2SCP_USB_PHY_CLKCTRL OMAP4_CLKCTRL_INDEX(0xe0)
  75. /* l4_per clocks */
  76. #define OMAP4_TIMER10_CLKCTRL OMAP4_CLKCTRL_INDEX(0x28)
  77. #define OMAP4_TIMER11_CLKCTRL OMAP4_CLKCTRL_INDEX(0x30)
  78. #define OMAP4_TIMER2_CLKCTRL OMAP4_CLKCTRL_INDEX(0x38)
  79. #define OMAP4_TIMER3_CLKCTRL OMAP4_CLKCTRL_INDEX(0x40)
  80. #define OMAP4_TIMER4_CLKCTRL OMAP4_CLKCTRL_INDEX(0x48)
  81. #define OMAP4_TIMER9_CLKCTRL OMAP4_CLKCTRL_INDEX(0x50)
  82. #define OMAP4_ELM_CLKCTRL OMAP4_CLKCTRL_INDEX(0x58)
  83. #define OMAP4_GPIO2_CLKCTRL OMAP4_CLKCTRL_INDEX(0x60)
  84. #define OMAP4_GPIO3_CLKCTRL OMAP4_CLKCTRL_INDEX(0x68)
  85. #define OMAP4_GPIO4_CLKCTRL OMAP4_CLKCTRL_INDEX(0x70)
  86. #define OMAP4_GPIO5_CLKCTRL OMAP4_CLKCTRL_INDEX(0x78)
  87. #define OMAP4_GPIO6_CLKCTRL OMAP4_CLKCTRL_INDEX(0x80)
  88. #define OMAP4_HDQ1W_CLKCTRL OMAP4_CLKCTRL_INDEX(0x88)
  89. #define OMAP4_I2C1_CLKCTRL OMAP4_CLKCTRL_INDEX(0xa0)
  90. #define OMAP4_I2C2_CLKCTRL OMAP4_CLKCTRL_INDEX(0xa8)
  91. #define OMAP4_I2C3_CLKCTRL OMAP4_CLKCTRL_INDEX(0xb0)
  92. #define OMAP4_I2C4_CLKCTRL OMAP4_CLKCTRL_INDEX(0xb8)
  93. #define OMAP4_L4_PER_CLKCTRL OMAP4_CLKCTRL_INDEX(0xc0)
  94. #define OMAP4_MCBSP4_CLKCTRL OMAP4_CLKCTRL_INDEX(0xe0)
  95. #define OMAP4_MCSPI1_CLKCTRL OMAP4_CLKCTRL_INDEX(0xf0)
  96. #define OMAP4_MCSPI2_CLKCTRL OMAP4_CLKCTRL_INDEX(0xf8)
  97. #define OMAP4_MCSPI3_CLKCTRL OMAP4_CLKCTRL_INDEX(0x100)
  98. #define OMAP4_MCSPI4_CLKCTRL OMAP4_CLKCTRL_INDEX(0x108)
  99. #define OMAP4_MMC3_CLKCTRL OMAP4_CLKCTRL_INDEX(0x120)
  100. #define OMAP4_MMC4_CLKCTRL OMAP4_CLKCTRL_INDEX(0x128)
  101. #define OMAP4_SLIMBUS2_CLKCTRL OMAP4_CLKCTRL_INDEX(0x138)
  102. #define OMAP4_UART1_CLKCTRL OMAP4_CLKCTRL_INDEX(0x140)
  103. #define OMAP4_UART2_CLKCTRL OMAP4_CLKCTRL_INDEX(0x148)
  104. #define OMAP4_UART3_CLKCTRL OMAP4_CLKCTRL_INDEX(0x150)
  105. #define OMAP4_UART4_CLKCTRL OMAP4_CLKCTRL_INDEX(0x158)
  106. #define OMAP4_MMC5_CLKCTRL OMAP4_CLKCTRL_INDEX(0x160)
  107. /* l4_secure clocks */
  108. #define OMAP4_L4_SECURE_CLKCTRL_OFFSET 0x1a0
  109. #define OMAP4_L4_SECURE_CLKCTRL_INDEX(offset) ((offset) - OMAP4_L4_SECURE_CLKCTRL_OFFSET)
  110. #define OMAP4_AES1_CLKCTRL OMAP4_L4_SECURE_CLKCTRL_INDEX(0x1a0)
  111. #define OMAP4_AES2_CLKCTRL OMAP4_L4_SECURE_CLKCTRL_INDEX(0x1a8)
  112. #define OMAP4_DES3DES_CLKCTRL OMAP4_L4_SECURE_CLKCTRL_INDEX(0x1b0)
  113. #define OMAP4_PKA_CLKCTRL OMAP4_L4_SECURE_CLKCTRL_INDEX(0x1b8)
  114. #define OMAP4_RNG_CLKCTRL OMAP4_L4_SECURE_CLKCTRL_INDEX(0x1c0)
  115. #define OMAP4_SHA2MD5_CLKCTRL OMAP4_L4_SECURE_CLKCTRL_INDEX(0x1c8)
  116. #define OMAP4_CRYPTODMA_CLKCTRL OMAP4_L4_SECURE_CLKCTRL_INDEX(0x1d8)
  117. /* l4_wkup clocks */
  118. #define OMAP4_L4_WKUP_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  119. #define OMAP4_WD_TIMER2_CLKCTRL OMAP4_CLKCTRL_INDEX(0x30)
  120. #define OMAP4_GPIO1_CLKCTRL OMAP4_CLKCTRL_INDEX(0x38)
  121. #define OMAP4_TIMER1_CLKCTRL OMAP4_CLKCTRL_INDEX(0x40)
  122. #define OMAP4_COUNTER_32K_CLKCTRL OMAP4_CLKCTRL_INDEX(0x50)
  123. #define OMAP4_KBD_CLKCTRL OMAP4_CLKCTRL_INDEX(0x78)
  124. /* emu_sys clocks */
  125. #define OMAP4_DEBUGSS_CLKCTRL OMAP4_CLKCTRL_INDEX(0x20)
  126. #endif