imxrt1050-clock.h 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright(C) 2019
  4. * Author(s): Giulio Benetti <giulio.benetti@benettiengineering.com>
  5. */
  6. #ifndef __DT_BINDINGS_CLOCK_IMXRT1050_H
  7. #define __DT_BINDINGS_CLOCK_IMXRT1050_H
  8. #define IMXRT1050_CLK_DUMMY 0
  9. #define IMXRT1050_CLK_CKIL 1
  10. #define IMXRT1050_CLK_CKIH 2
  11. #define IMXRT1050_CLK_OSC 3
  12. #define IMXRT1050_CLK_PLL2_PFD0_352M 4
  13. #define IMXRT1050_CLK_PLL2_PFD1_594M 5
  14. #define IMXRT1050_CLK_PLL2_PFD2_396M 6
  15. #define IMXRT1050_CLK_PLL3_PFD0_720M 7
  16. #define IMXRT1050_CLK_PLL3_PFD1_664_62M 8
  17. #define IMXRT1050_CLK_PLL3_PFD2_508_24M 9
  18. #define IMXRT1050_CLK_PLL3_PFD3_454_74M 10
  19. #define IMXRT1050_CLK_PLL2_198M 11
  20. #define IMXRT1050_CLK_PLL3_120M 12
  21. #define IMXRT1050_CLK_PLL3_80M 13
  22. #define IMXRT1050_CLK_PLL3_60M 14
  23. #define IMXRT1050_CLK_PLL1_BYPASS 15
  24. #define IMXRT1050_CLK_PLL2_BYPASS 16
  25. #define IMXRT1050_CLK_PLL3_BYPASS 17
  26. #define IMXRT1050_CLK_PLL5_BYPASS 19
  27. #define IMXRT1050_CLK_PLL1_REF_SEL 20
  28. #define IMXRT1050_CLK_PLL2_REF_SEL 21
  29. #define IMXRT1050_CLK_PLL3_REF_SEL 22
  30. #define IMXRT1050_CLK_PLL5_REF_SEL 23
  31. #define IMXRT1050_CLK_PRE_PERIPH_SEL 24
  32. #define IMXRT1050_CLK_PERIPH_SEL 25
  33. #define IMXRT1050_CLK_SEMC_ALT_SEL 26
  34. #define IMXRT1050_CLK_SEMC_SEL 27
  35. #define IMXRT1050_CLK_USDHC1_SEL 28
  36. #define IMXRT1050_CLK_USDHC2_SEL 29
  37. #define IMXRT1050_CLK_LPUART_SEL 30
  38. #define IMXRT1050_CLK_LCDIF_SEL 31
  39. #define IMXRT1050_CLK_VIDEO_POST_DIV_SEL 32
  40. #define IMXRT1050_CLK_VIDEO_DIV 33
  41. #define IMXRT1050_CLK_ARM_PODF 34
  42. #define IMXRT1050_CLK_LPUART_PODF 35
  43. #define IMXRT1050_CLK_USDHC1_PODF 36
  44. #define IMXRT1050_CLK_USDHC2_PODF 37
  45. #define IMXRT1050_CLK_SEMC_PODF 38
  46. #define IMXRT1050_CLK_AHB_PODF 39
  47. #define IMXRT1050_CLK_LCDIF_PRED 40
  48. #define IMXRT1050_CLK_LCDIF_PODF 41
  49. #define IMXRT1050_CLK_USDHC1 42
  50. #define IMXRT1050_CLK_USDHC2 43
  51. #define IMXRT1050_CLK_LPUART1 44
  52. #define IMXRT1050_CLK_SEMC 45
  53. #define IMXRT1050_CLK_LCDIF 46
  54. #define IMXRT1050_CLK_PLL1_ARM 47
  55. #define IMXRT1050_CLK_PLL2_SYS 48
  56. #define IMXRT1050_CLK_PLL3_USB_OTG 49
  57. #define IMXRT1050_CLK_PLL4_AUDIO 50
  58. #define IMXRT1050_CLK_PLL5_VIDEO 51
  59. #define IMXRT1050_CLK_PLL6_ENET 52
  60. #define IMXRT1050_CLK_PLL7_USB_HOST 53
  61. #define IMXRT1050_CLK_END 54
  62. #endif /* __DT_BINDINGS_CLOCK_IMXRT1050_H */