imx6sll-clock.h 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204
  1. /*
  2. * Copyright (C) 2016 Freescale Semiconductor, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. *
  8. */
  9. #ifndef __DT_BINDINGS_CLOCK_IMX6SLL_H
  10. #define __DT_BINDINGS_CLOCK_IMX6SLL_H
  11. #define IMX6SLL_CLK_DUMMY 0
  12. #define IMX6SLL_CLK_CKIL 1
  13. #define IMX6SLL_CLK_OSC 2
  14. #define IMX6SLL_PLL1_BYPASS_SRC 3
  15. #define IMX6SLL_PLL2_BYPASS_SRC 4
  16. #define IMX6SLL_PLL3_BYPASS_SRC 5
  17. #define IMX6SLL_PLL4_BYPASS_SRC 6
  18. #define IMX6SLL_PLL5_BYPASS_SRC 7
  19. #define IMX6SLL_PLL6_BYPASS_SRC 8
  20. #define IMX6SLL_PLL7_BYPASS_SRC 9
  21. #define IMX6SLL_CLK_PLL1 10
  22. #define IMX6SLL_CLK_PLL2 11
  23. #define IMX6SLL_CLK_PLL3 12
  24. #define IMX6SLL_CLK_PLL4 13
  25. #define IMX6SLL_CLK_PLL5 14
  26. #define IMX6SLL_CLK_PLL6 15
  27. #define IMX6SLL_CLK_PLL7 16
  28. #define IMX6SLL_PLL1_BYPASS 17
  29. #define IMX6SLL_PLL2_BYPASS 18
  30. #define IMX6SLL_PLL3_BYPASS 19
  31. #define IMX6SLL_PLL4_BYPASS 20
  32. #define IMX6SLL_PLL5_BYPASS 21
  33. #define IMX6SLL_PLL6_BYPASS 22
  34. #define IMX6SLL_PLL7_BYPASS 23
  35. #define IMX6SLL_CLK_PLL1_SYS 24
  36. #define IMX6SLL_CLK_PLL2_BUS 25
  37. #define IMX6SLL_CLK_PLL3_USB_OTG 26
  38. #define IMX6SLL_CLK_PLL4_AUDIO 27
  39. #define IMX6SLL_CLK_PLL5_VIDEO 28
  40. #define IMX6SLL_CLK_PLL6_ENET 29
  41. #define IMX6SLL_CLK_PLL7_USB_HOST 30
  42. #define IMX6SLL_CLK_USBPHY1 31
  43. #define IMX6SLL_CLK_USBPHY2 32
  44. #define IMX6SLL_CLK_USBPHY1_GATE 33
  45. #define IMX6SLL_CLK_USBPHY2_GATE 34
  46. #define IMX6SLL_CLK_PLL2_PFD0 35
  47. #define IMX6SLL_CLK_PLL2_PFD1 36
  48. #define IMX6SLL_CLK_PLL2_PFD2 37
  49. #define IMX6SLL_CLK_PLL2_PFD3 38
  50. #define IMX6SLL_CLK_PLL3_PFD0 39
  51. #define IMX6SLL_CLK_PLL3_PFD1 40
  52. #define IMX6SLL_CLK_PLL3_PFD2 41
  53. #define IMX6SLL_CLK_PLL3_PFD3 42
  54. #define IMX6SLL_CLK_PLL4_POST_DIV 43
  55. #define IMX6SLL_CLK_PLL4_AUDIO_DIV 44
  56. #define IMX6SLL_CLK_PLL5_POST_DIV 45
  57. #define IMX6SLL_CLK_PLL5_VIDEO_DIV 46
  58. #define IMX6SLL_CLK_PLL2_198M 47
  59. #define IMX6SLL_CLK_PLL3_120M 48
  60. #define IMX6SLL_CLK_PLL3_80M 49
  61. #define IMX6SLL_CLK_PLL3_60M 50
  62. #define IMX6SLL_CLK_STEP 51
  63. #define IMX6SLL_CLK_PLL1_SW 52
  64. #define IMX6SLL_CLK_AXI_ALT_SEL 53
  65. #define IMX6SLL_CLK_AXI_SEL 54
  66. #define IMX6SLL_CLK_PERIPH_PRE 55
  67. #define IMX6SLL_CLK_PERIPH2_PRE 56
  68. #define IMX6SLL_CLK_PERIPH_CLK2_SEL 57
  69. #define IMX6SLL_CLK_PERIPH2_CLK2_SEL 58
  70. #define IMX6SLL_CLK_PERCLK_SEL 59
  71. #define IMX6SLL_CLK_USDHC1_SEL 60
  72. #define IMX6SLL_CLK_USDHC2_SEL 61
  73. #define IMX6SLL_CLK_USDHC3_SEL 62
  74. #define IMX6SLL_CLK_SSI1_SEL 63
  75. #define IMX6SLL_CLK_SSI2_SEL 64
  76. #define IMX6SLL_CLK_SSI3_SEL 65
  77. #define IMX6SLL_CLK_PXP_SEL 66
  78. #define IMX6SLL_CLK_LCDIF_PRE_SEL 67
  79. #define IMX6SLL_CLK_LCDIF_SEL 68
  80. #define IMX6SLL_CLK_EPDC_PRE_SEL 69
  81. #define IMX6SLL_CLK_SPDIF_SEL 70
  82. #define IMX6SLL_CLK_ECSPI_SEL 71
  83. #define IMX6SLL_CLK_UART_SEL 72
  84. #define IMX6SLL_CLK_ARM 73
  85. #define IMX6SLL_CLK_PERIPH 74
  86. #define IMX6SLL_CLK_PERIPH2 75
  87. #define IMX6SLL_CLK_PERIPH2_CLK2 76
  88. #define IMX6SLL_CLK_PERIPH_CLK2 77
  89. #define IMX6SLL_CLK_MMDC_PODF 78
  90. #define IMX6SLL_CLK_AXI_PODF 79
  91. #define IMX6SLL_CLK_AHB 80
  92. #define IMX6SLL_CLK_IPG 81
  93. #define IMX6SLL_CLK_PERCLK 82
  94. #define IMX6SLL_CLK_USDHC1_PODF 83
  95. #define IMX6SLL_CLK_USDHC2_PODF 84
  96. #define IMX6SLL_CLK_USDHC3_PODF 85
  97. #define IMX6SLL_CLK_SSI1_PRED 86
  98. #define IMX6SLL_CLK_SSI2_PRED 87
  99. #define IMX6SLL_CLK_SSI3_PRED 88
  100. #define IMX6SLL_CLK_SSI1_PODF 89
  101. #define IMX6SLL_CLK_SSI2_PODF 90
  102. #define IMX6SLL_CLK_SSI3_PODF 91
  103. #define IMX6SLL_CLK_PXP_PODF 92
  104. #define IMX6SLL_CLK_LCDIF_PRED 93
  105. #define IMX6SLL_CLK_LCDIF_PODF 94
  106. #define IMX6SLL_CLK_EPDC_SEL 95
  107. #define IMX6SLL_CLK_EPDC_PODF 96
  108. #define IMX6SLL_CLK_SPDIF_PRED 97
  109. #define IMX6SLL_CLK_SPDIF_PODF 98
  110. #define IMX6SLL_CLK_ECSPI_PODF 99
  111. #define IMX6SLL_CLK_UART_PODF 100
  112. /* CCGR 0 */
  113. #define IMX6SLL_CLK_AIPSTZ1 101
  114. #define IMX6SLL_CLK_AIPSTZ2 102
  115. #define IMX6SLL_CLK_DCP 103
  116. #define IMX6SLL_CLK_UART2_IPG 104
  117. #define IMX6SLL_CLK_UART2_SERIAL 105
  118. /* CCGR 1 */
  119. #define IMX6SLL_CLK_ECSPI1 106
  120. #define IMX6SLL_CLK_ECSPI2 107
  121. #define IMX6SLL_CLK_ECSPI3 108
  122. #define IMX6SLL_CLK_ECSPI4 109
  123. #define IMX6SLL_CLK_UART3_IPG 110
  124. #define IMX6SLL_CLK_UART3_SERIAL 111
  125. #define IMX6SLL_CLK_UART4_IPG 112
  126. #define IMX6SLL_CLK_UART4_SERIAL 113
  127. #define IMX6SLL_CLK_EPIT1 114
  128. #define IMX6SLL_CLK_EPIT2 115
  129. #define IMX6SLL_CLK_GPT_BUS 116
  130. #define IMX6SLL_CLK_GPT_SERIAL 117
  131. /* CCGR2 */
  132. #define IMX6SLL_CLK_CSI 118
  133. #define IMX6SLL_CLK_I2C1 119
  134. #define IMX6SLL_CLK_I2C2 120
  135. #define IMX6SLL_CLK_I2C3 121
  136. #define IMX6SLL_CLK_OCOTP 122
  137. #define IMX6SLL_CLK_LCDIF_APB 123
  138. #define IMX6SLL_CLK_PXP 124
  139. /* CCGR3 */
  140. #define IMX6SLL_CLK_UART5_IPG 125
  141. #define IMX6SLL_CLK_UART5_SERIAL 126
  142. #define IMX6SLL_CLK_EPDC_AXI 127
  143. #define IMX6SLL_CLK_EPDC_PIX 128
  144. #define IMX6SLL_CLK_LCDIF_PIX 129
  145. #define IMX6SLL_CLK_WDOG1 130
  146. #define IMX6SLL_CLK_MMDC_P0_FAST 131
  147. #define IMX6SLL_CLK_MMDC_P0_IPG 132
  148. #define IMX6SLL_CLK_OCRAM 133
  149. /* CCGR4 */
  150. #define IMX6SLL_CLK_PWM1 134
  151. #define IMX6SLL_CLK_PWM2 135
  152. #define IMX6SLL_CLK_PWM3 136
  153. #define IMX6SLL_CLK_PWM4 137
  154. /* CCGR 5 */
  155. #define IMX6SLL_CLK_ROM 138
  156. #define IMX6SLL_CLK_SDMA 139
  157. #define IMX6SLL_CLK_KPP 140
  158. #define IMX6SLL_CLK_WDOG2 141
  159. #define IMX6SLL_CLK_SPBA 142
  160. #define IMX6SLL_CLK_SPDIF 143
  161. #define IMX6SLL_CLK_SPDIF_GCLK 144
  162. #define IMX6SLL_CLK_SSI1 145
  163. #define IMX6SLL_CLK_SSI1_IPG 146
  164. #define IMX6SLL_CLK_SSI2 147
  165. #define IMX6SLL_CLK_SSI2_IPG 148
  166. #define IMX6SLL_CLK_SSI3 149
  167. #define IMX6SLL_CLK_SSI3_IPG 150
  168. #define IMX6SLL_CLK_UART1_IPG 151
  169. #define IMX6SLL_CLK_UART1_SERIAL 152
  170. /* CCGR 6 */
  171. #define IMX6SLL_CLK_USBOH3 153
  172. #define IMX6SLL_CLK_USDHC1 154
  173. #define IMX6SLL_CLK_USDHC2 155
  174. #define IMX6SLL_CLK_USDHC3 156
  175. #define IMX6SLL_CLK_IPP_DI0 157
  176. #define IMX6SLL_CLK_IPP_DI1 158
  177. #define IMX6SLL_CLK_LDB_DI0_SEL 159
  178. #define IMX6SLL_CLK_LDB_DI0_DIV_3_5 160
  179. #define IMX6SLL_CLK_LDB_DI0_DIV_7 161
  180. #define IMX6SLL_CLK_LDB_DI0_DIV_SEL 162
  181. #define IMX6SLL_CLK_LDB_DI0 163
  182. #define IMX6SLL_CLK_LDB_DI1_SEL 164
  183. #define IMX6SLL_CLK_LDB_DI1_DIV_3_5 165
  184. #define IMX6SLL_CLK_LDB_DI1_DIV_7 166
  185. #define IMX6SLL_CLK_LDB_DI1_DIV_SEL 167
  186. #define IMX6SLL_CLK_LDB_DI1 168
  187. #define IMX6SLL_CLK_EXTERN_AUDIO_SEL 169
  188. #define IMX6SLL_CLK_EXTERN_AUDIO_PRED 170
  189. #define IMX6SLL_CLK_EXTERN_AUDIO_PODF 171
  190. #define IMX6SLL_CLK_EXTERN_AUDIO 172
  191. #define IMX6SLL_CLK_END 173
  192. #endif /* __DT_BINDINGS_CLOCK_IMX6SLL_H */