meson-axg-u-boot.dtsi 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2. /*
  3. * Copyright (c) 2020 BayLibre, SAS.
  4. * Author: Neil Armstrong <narmstrong@baylibre.com>
  5. */
  6. / {
  7. soc {
  8. usb: usb@ffe09080 {
  9. compatible = "amlogic,meson-gxl-usb-ctrl";
  10. reg = <0x0 0xffe09080 0x0 0x20>;
  11. interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
  12. #address-cells = <2>;
  13. #size-cells = <2>;
  14. ranges;
  15. clocks = <&clkc CLKID_USB>, <&clkc CLKID_USB1_DDR_BRIDGE>;
  16. clock-names = "usb_ctrl", "ddr";
  17. resets = <&reset RESET_USB_OTG>;
  18. dr_mode = "otg";
  19. phys = <&usb2_phy1>;
  20. phy-names = "usb2-phy1";
  21. dwc2: usb@ff400000 {
  22. compatible = "amlogic,meson-g12a-usb", "snps,dwc2";
  23. reg = <0x0 0xff400000 0x0 0x40000>;
  24. interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
  25. clocks = <&clkc CLKID_USB1>;
  26. clock-names = "otg";
  27. phys = <&usb2_phy1>;
  28. dr_mode = "peripheral";
  29. g-rx-fifo-size = <192>;
  30. g-np-tx-fifo-size = <128>;
  31. g-tx-fifo-size = <128 128 16 16 16>;
  32. };
  33. dwc3: usb@ff500000 {
  34. compatible = "snps,dwc3";
  35. reg = <0x0 0xff500000 0x0 0x100000>;
  36. interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
  37. dr_mode = "host";
  38. maximum-speed = "high-speed";
  39. snps,dis_u2_susphy_quirk;
  40. };
  41. };
  42. };
  43. };
  44. &apb {
  45. usb2_phy1: phy@9020 {
  46. compatible = "amlogic,meson-gxl-usb2-phy";
  47. #phy-cells = <0>;
  48. reg = <0x0 0x9020 0x0 0x20>;
  49. clocks = <&clkc CLKID_USB>;
  50. clock-names = "phy";
  51. resets = <&reset RESET_USB_OTG>;
  52. reset-names = "phy";
  53. status = "okay";
  54. };
  55. };