Kconfig 9.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326
  1. menuconfig SPI
  2. bool "SPI Support"
  3. if SPI
  4. config DM_SPI
  5. bool "Enable Driver Model for SPI drivers"
  6. depends on DM
  7. help
  8. Enable driver model for SPI. The SPI slave interface
  9. (spi_setup_slave(), spi_xfer(), etc.) is then implemented by
  10. the SPI uclass. Drivers provide methods to access the SPI
  11. buses that they control. The uclass interface is defined in
  12. include/spi.h. The existing spi_slave structure is attached
  13. as 'parent data' to every slave on each bus. Slaves
  14. typically use driver-private data instead of extending the
  15. spi_slave structure.
  16. if DM_SPI
  17. config ALTERA_SPI
  18. bool "Altera SPI driver"
  19. help
  20. Enable the Altera SPI driver. This driver can be used to
  21. access the SPI NOR flash on platforms embedding this Altera
  22. IP core. Please find details on the "Embedded Peripherals IP
  23. User Guide" of Altera.
  24. config ATCSPI200_SPI
  25. bool "Andestech ATCSPI200 SPI driver"
  26. help
  27. Enable the Andestech ATCSPI200 SPI driver. This driver can be
  28. used to access the SPI flash on AE3XX and AE250 platforms embedding
  29. this Andestech IP core.
  30. config ATH79_SPI
  31. bool "Atheros SPI driver"
  32. depends on ARCH_ATH79
  33. help
  34. Enable the Atheros ar7xxx/ar9xxx SoC SPI driver, it was used
  35. to access SPI NOR flash and other SPI peripherals. This driver
  36. uses driver model and requires a device tree binding to operate.
  37. please refer to doc/device-tree-bindings/spi/spi-ath79.txt.
  38. config ATMEL_SPI
  39. bool "Atmel SPI driver"
  40. default y if ARCH_AT91
  41. help
  42. This enables driver for the Atmel SPI Controller, present on
  43. many AT91 (ARM) chips. This driver can be used to access
  44. the SPI Flash, such as AT25DF321.
  45. config BCM63XX_HSSPI
  46. bool "BCM63XX HSSPI driver"
  47. depends on ARCH_BMIPS
  48. help
  49. Enable the BCM6328 HSSPI driver. This driver can be used to
  50. access the SPI NOR flash on platforms embedding this Broadcom
  51. SPI core.
  52. config BCM63XX_SPI
  53. bool "BCM6348 SPI driver"
  54. depends on ARCH_BMIPS
  55. help
  56. Enable the BCM6348/BCM6358 SPI driver. This driver can be used to
  57. access the SPI NOR flash on platforms embedding these Broadcom
  58. SPI cores.
  59. config BCMSTB_SPI
  60. bool "BCMSTB SPI driver"
  61. help
  62. Enable the Broadcom set-top box SPI driver. This driver can
  63. be used to access the SPI flash on platforms embedding this
  64. Broadcom SPI core.
  65. config CADENCE_QSPI
  66. bool "Cadence QSPI driver"
  67. help
  68. Enable the Cadence Quad-SPI (QSPI) driver. This driver can be
  69. used to access the SPI NOR flash on platforms embedding this
  70. Cadence IP core.
  71. config DESIGNWARE_SPI
  72. bool "Designware SPI driver"
  73. help
  74. Enable the Designware SPI driver. This driver can be used to
  75. access the SPI NOR flash on platforms embedding this Designware
  76. IP core.
  77. config EXYNOS_SPI
  78. bool "Samsung Exynos SPI driver"
  79. help
  80. Enable the Samsung Exynos SPI driver. This driver can be used to
  81. access the SPI NOR flash on platforms embedding this Samsung
  82. Exynos IP core.
  83. config FSL_DSPI
  84. bool "Freescale DSPI driver"
  85. help
  86. Enable the Freescale DSPI driver. This driver can be used to
  87. access the SPI NOR flash and SPI Data flash on platforms embedding
  88. this Freescale DSPI IP core. LS102xA and Colibri VF50/VF61 platforms
  89. use this driver.
  90. config ICH_SPI
  91. bool "Intel ICH SPI driver"
  92. help
  93. Enable the Intel ICH SPI driver. This driver can be used to
  94. access the SPI NOR flash on platforms embedding this Intel
  95. ICH IP core.
  96. config MVEBU_A3700_SPI
  97. bool "Marvell Armada 3700 SPI driver"
  98. select CLK_ARMADA_3720
  99. help
  100. Enable the Marvell Armada 3700 SPI driver. This driver can be
  101. used to access the SPI NOR flash on platforms embedding this
  102. Marvell IP core.
  103. config PIC32_SPI
  104. bool "Microchip PIC32 SPI driver"
  105. depends on MACH_PIC32
  106. help
  107. Enable the Microchip PIC32 SPI driver. This driver can be used
  108. to access the SPI NOR flash, MMC-over-SPI on platforms based on
  109. Microchip PIC32 family devices.
  110. config RENESAS_RPC_SPI
  111. bool "Renesas RPC SPI driver"
  112. depends on RCAR_GEN3
  113. help
  114. Enable the Renesas RPC SPI driver, used to access SPI NOR flash
  115. on Renesas RCar Gen3 SoCs. This uses driver model and requires a
  116. device tree binding to operate.
  117. config ROCKCHIP_SPI
  118. bool "Rockchip SPI driver"
  119. help
  120. Enable the Rockchip SPI driver, used to access SPI NOR flash and
  121. other SPI peripherals (such as the Chrome OS EC) on Rockchip SoCs.
  122. This uses driver model and requires a device tree binding to
  123. operate.
  124. config SANDBOX_SPI
  125. bool "Sandbox SPI driver"
  126. depends on SANDBOX && DM
  127. help
  128. Enable SPI support for sandbox. This is an emulation of a real SPI
  129. bus. Devices can be attached to the bus using the device tree
  130. which specifies the driver to use. As an example, see this device
  131. tree fragment from sandbox.dts. It shows that the SPI bus has a
  132. single flash device on chip select 0 which is emulated by the driver
  133. for "sandbox,spi-flash", which is in drivers/mtd/spi/sandbox.c.
  134. spi@0 {
  135. #address-cells = <1>;
  136. #size-cells = <0>;
  137. reg = <0>;
  138. compatible = "sandbox,spi";
  139. cs-gpios = <0>, <&gpio_a 0>;
  140. flash@0 {
  141. reg = <0>;
  142. compatible = "spansion,m25p16", "sandbox,spi-flash";
  143. spi-max-frequency = <40000000>;
  144. sandbox,filename = "spi.bin";
  145. };
  146. };
  147. config STM32_QSPI
  148. bool "STM32F7 QSPI driver"
  149. depends on STM32F7
  150. help
  151. Enable the STM32F7 Quad-SPI (QSPI) driver. This driver can be
  152. used to access the SPI NOR flash chips on platforms embedding
  153. this ST IP core.
  154. config TEGRA114_SPI
  155. bool "nVidia Tegra114 SPI driver"
  156. help
  157. Enable the nVidia Tegra114 SPI driver. This driver can be used to
  158. access the SPI NOR flash on platforms embedding this nVidia Tegra114
  159. IP core.
  160. This controller is different than the older SoCs SPI controller and
  161. also register interface get changed with this controller.
  162. config TEGRA20_SFLASH
  163. bool "nVidia Tegra20 Serial Flash controller driver"
  164. help
  165. Enable the nVidia Tegra20 Serial Flash controller driver. This driver
  166. can be used to access the SPI NOR flash on platforms embedding this
  167. nVidia Tegra20 IP core.
  168. config TEGRA20_SLINK
  169. bool "nVidia Tegra20/Tegra30 SLINK driver"
  170. help
  171. Enable the nVidia Tegra20/Tegra30 SLINK driver. This driver can
  172. be used to access the SPI NOR flash on platforms embedding this
  173. nVidia Tegra20/Tegra30 IP cores.
  174. config TEGRA210_QSPI
  175. bool "nVidia Tegra210 QSPI driver"
  176. help
  177. Enable the Tegra Quad-SPI (QSPI) driver for T210. This driver
  178. be used to access SPI chips on platforms embedding this
  179. NVIDIA Tegra210 IP core.
  180. config XILINX_SPI
  181. bool "Xilinx SPI driver"
  182. help
  183. Enable the Xilinx SPI driver from the Xilinx EDK. This SPI
  184. controller support 8 bit SPI transfers only, with or w/o FIFO.
  185. For more info on Xilinx SPI Register Definitions and Overview
  186. see driver file - drivers/spi/xilinx_spi.c
  187. config ZYNQ_SPI
  188. bool "Zynq SPI driver"
  189. depends on ARCH_ZYNQ || ARCH_ZYNQMP
  190. help
  191. Enable the Zynq SPI driver. This driver can be used to
  192. access the SPI NOR flash on platforms embedding this Zynq
  193. SPI IP core.
  194. config ZYNQ_QSPI
  195. bool "Zynq QSPI driver"
  196. depends on ARCH_ZYNQ
  197. help
  198. Enable the Zynq Quad-SPI (QSPI) driver. This driver can be
  199. used to access the SPI NOR flash on platforms embedding this
  200. Zynq QSPI IP core. This IP is used to connect the flash in
  201. 4-bit qspi, 8-bit dual stacked and shared 4-bit dual parallel.
  202. endif # if DM_SPI
  203. config SOFT_SPI
  204. bool "Soft SPI driver"
  205. help
  206. Enable Soft SPI driver. This driver is to use GPIO simulate
  207. the SPI protocol.
  208. config CF_SPI
  209. bool "ColdFire SPI driver"
  210. help
  211. Enable the ColdFire SPI driver. This driver can be used on
  212. some m68k SoCs.
  213. config FSL_ESPI
  214. bool "Freescale eSPI driver"
  215. help
  216. Enable the Freescale eSPI driver. This driver can be used to
  217. access the SPI interface and SPI NOR flash on platforms embedding
  218. this Freescale eSPI IP core.
  219. config FSL_QSPI
  220. bool "Freescale QSPI driver"
  221. help
  222. Enable the Freescale Quad-SPI (QSPI) driver. This driver can be
  223. used to access the SPI NOR flash on platforms embedding this
  224. Freescale IP core.
  225. config DAVINCI_SPI
  226. bool "Davinci & Keystone SPI driver"
  227. depends on ARCH_DAVINCI || ARCH_KEYSTONE
  228. help
  229. Enable the Davinci SPI driver
  230. config SH_SPI
  231. bool "SuperH SPI driver"
  232. help
  233. Enable the SuperH SPI controller driver. This driver can be used
  234. on various SuperH SoCs, such as SH7757.
  235. config SH_QSPI
  236. bool "Renesas Quad SPI driver"
  237. help
  238. Enable the Renesas Quad SPI controller driver. This driver can be
  239. used on Renesas SoCs.
  240. config TI_QSPI
  241. bool "TI QSPI driver"
  242. help
  243. Enable the TI Quad-SPI (QSPI) driver for DRA7xx and AM43xx evms.
  244. This driver support spi flash single, quad and memory reads.
  245. config KIRKWOOD_SPI
  246. bool "Marvell Kirkwood SPI Driver"
  247. help
  248. Enable support for SPI on various Marvell SoCs, such as
  249. Kirkwood and Armada 375.
  250. config LPC32XX_SSP
  251. bool "LPC32XX SPI Driver"
  252. help
  253. Enable support for SPI on LPC32xx
  254. config MPC8XX_SPI
  255. bool "MPC8XX SPI Driver"
  256. depends on MPC8xx
  257. help
  258. Enable support for SPI on MPC8XX
  259. config MPC8XXX_SPI
  260. bool "MPC8XXX SPI Driver"
  261. help
  262. Enable support for SPI on the MPC8XXX PowerPC SoCs.
  263. config MXC_SPI
  264. bool "MXC SPI Driver"
  265. help
  266. Enable the MXC SPI controller driver. This driver can be used
  267. on various i.MX SoCs such as i.MX31/35/51/6/7.
  268. config MXS_SPI
  269. bool "MXS SPI Driver"
  270. help
  271. Enable the MXS SPI controller driver. This driver can be used
  272. on the i.MX23 and i.MX28 SoCs.
  273. config OMAP3_SPI
  274. bool "McSPI driver for OMAP"
  275. help
  276. SPI master controller for OMAP24XX and later Multichannel SPI
  277. (McSPI). This driver be used to access SPI chips on platforms
  278. embedding this OMAP3 McSPI IP core.
  279. endif # menu "SPI Support"