vexpress_aemv8a.h 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
  1. /*
  2. * Configuration for Versatile Express. Parts were derived from other ARM
  3. * configurations.
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef __VEXPRESS_AEMV8A_H
  8. #define __VEXPRESS_AEMV8A_H
  9. #define DEBUG
  10. #define CONFIG_REMAKE_ELF
  11. /*#define CONFIG_ARMV8_SWITCH_TO_EL1*/
  12. /*#define CONFIG_SYS_GENERIC_BOARD*/
  13. #define CONFIG_SYS_NO_FLASH
  14. #define CONFIG_SUPPORT_RAW_INITRD
  15. /* Cache Definitions */
  16. #define CONFIG_SYS_DCACHE_OFF
  17. #define CONFIG_SYS_ICACHE_OFF
  18. #define CONFIG_IDENT_STRING " vexpress_aemv8a"
  19. #define CONFIG_BOOTP_VCI_STRING "U-boot.armv8.vexpress_aemv8a"
  20. /* Link Definitions */
  21. #define CONFIG_SYS_TEXT_BASE 0x80000000
  22. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
  23. /* Flat Device Tree Definitions */
  24. #define CONFIG_OF_LIBFDT
  25. #define CONFIG_DEFAULT_DEVICE_TREE vexpress64
  26. /* SMP Spin Table Definitions */
  27. #define CPU_RELEASE_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
  28. /* CS register bases for the original memory map. */
  29. #define V2M_PA_CS0 0x00000000
  30. #define V2M_PA_CS1 0x14000000
  31. #define V2M_PA_CS2 0x18000000
  32. #define V2M_PA_CS3 0x1c000000
  33. #define V2M_PA_CS4 0x0c000000
  34. #define V2M_PA_CS5 0x10000000
  35. #define V2M_PERIPH_OFFSET(x) (x << 16)
  36. #define V2M_SYSREGS (V2M_PA_CS3 + V2M_PERIPH_OFFSET(1))
  37. #define V2M_SYSCTL (V2M_PA_CS3 + V2M_PERIPH_OFFSET(2))
  38. #define V2M_SERIAL_BUS_PCI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(3))
  39. #define V2M_BASE 0x80000000
  40. /*
  41. * Physical addresses, offset from V2M_PA_CS0-3
  42. */
  43. #define V2M_NOR0 (V2M_PA_CS0)
  44. #define V2M_NOR1 (V2M_PA_CS4)
  45. #define V2M_SRAM (V2M_PA_CS1)
  46. /* Common peripherals relative to CS7. */
  47. #define V2M_AACI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(4))
  48. #define V2M_MMCI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(5))
  49. #define V2M_KMI0 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(6))
  50. #define V2M_KMI1 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(7))
  51. #define V2M_UART0 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(9))
  52. #define V2M_UART1 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(10))
  53. #define V2M_UART2 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(11))
  54. #define V2M_UART3 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(12))
  55. #define V2M_WDT (V2M_PA_CS3 + V2M_PERIPH_OFFSET(15))
  56. #define V2M_TIMER01 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(17))
  57. #define V2M_TIMER23 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(18))
  58. #define V2M_SERIAL_BUS_DVI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(22))
  59. #define V2M_RTC (V2M_PA_CS3 + V2M_PERIPH_OFFSET(23))
  60. #define V2M_CF (V2M_PA_CS3 + V2M_PERIPH_OFFSET(26))
  61. #define V2M_CLCD (V2M_PA_CS3 + V2M_PERIPH_OFFSET(31))
  62. /* System register offsets. */
  63. #define V2M_SYS_CFGDATA (V2M_SYSREGS + 0x0a0)
  64. #define V2M_SYS_CFGCTRL (V2M_SYSREGS + 0x0a4)
  65. #define V2M_SYS_CFGSTAT (V2M_SYSREGS + 0x0a8)
  66. /* Generic Timer Definitions */
  67. #define COUNTER_FREQUENCY (0x1800000) /* 24MHz */
  68. /* Generic Interrupt Controller Definitions */
  69. #define GICD_BASE (0x2C001000)
  70. #define GICC_BASE (0x2C002000)
  71. #define CONFIG_SYS_MEMTEST_START V2M_BASE
  72. #define CONFIG_SYS_MEMTEST_END (V2M_BASE + 0x80000000)
  73. /* Size of malloc() pool */
  74. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024)
  75. /* SMSC91C111 Ethernet Configuration */
  76. #define CONFIG_SMC91111 1
  77. #define CONFIG_SMC91111_BASE (0x01A000000)
  78. /* PL011 Serial Configuration */
  79. #define CONFIG_PL011_SERIAL
  80. #define CONFIG_PL011_CLOCK 24000000
  81. #define CONFIG_PL01x_PORTS {(void *)CONFIG_SYS_SERIAL0, \
  82. (void *)CONFIG_SYS_SERIAL1}
  83. #define CONFIG_CONS_INDEX 0
  84. #define CONFIG_BAUDRATE 115200
  85. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  86. #define CONFIG_SYS_SERIAL0 V2M_UART0
  87. #define CONFIG_SYS_SERIAL1 V2M_UART1
  88. /* Command line configuration */
  89. #define CONFIG_MENU
  90. /*#define CONFIG_MENU_SHOW*/
  91. #define CONFIG_CMD_CACHE
  92. #define CONFIG_CMD_BDI
  93. #define CONFIG_CMD_DHCP
  94. #define CONFIG_CMD_PXE
  95. #define CONFIG_CMD_ENV
  96. #define CONFIG_CMD_FLASH
  97. #define CONFIG_CMD_IMI
  98. #define CONFIG_CMD_MEMORY
  99. #define CONFIG_CMD_MII
  100. #define CONFIG_CMD_NET
  101. #define CONFIG_CMD_PING
  102. #define CONFIG_CMD_SAVEENV
  103. #define CONFIG_CMD_RUN
  104. #define CONFIG_CMD_BOOTD
  105. #define CONFIG_CMD_ECHO
  106. #define CONFIG_CMD_SOURCE
  107. #define CONFIG_CMD_FAT
  108. #define CONFIG_DOS_PARTITION
  109. /* BOOTP options */
  110. #define CONFIG_BOOTP_BOOTFILESIZE
  111. #define CONFIG_BOOTP_BOOTPATH
  112. #define CONFIG_BOOTP_GATEWAY
  113. #define CONFIG_BOOTP_HOSTNAME
  114. #define CONFIG_BOOTP_PXE
  115. #define CONFIG_BOOTP_PXE_CLIENTARCH 0x100
  116. /* Miscellaneous configurable options */
  117. #define CONFIG_SYS_LOAD_ADDR (V2M_BASE + 0x10000000)
  118. /* Physical Memory Map */
  119. #define CONFIG_NR_DRAM_BANKS 1
  120. #define PHYS_SDRAM_1 (V2M_BASE) /* SDRAM Bank #1 */
  121. #define PHYS_SDRAM_1_SIZE 0x80000000 /* 2048 MB */
  122. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  123. /* Initial environment variables */
  124. #define CONFIG_EXTRA_ENV_SETTINGS \
  125. "kernel_addr=0x200000\0" \
  126. "initrd_addr=0xa00000\0" \
  127. "initrd_size=0x2000000\0" \
  128. "fdt_addr=0x100000\0" \
  129. "fdt_high=0xa0000000\0"
  130. #define CONFIG_BOOTARGS "console=ttyAMA0 root=/dev/ram0"
  131. #define CONFIG_BOOTCOMMAND "bootm $kernel_addr " \
  132. "$initrd_addr:$initrd_size $fdt_addr"
  133. #define CONFIG_BOOTDELAY -1
  134. /* Do not preserve environment */
  135. #define CONFIG_ENV_IS_NOWHERE 1
  136. #define CONFIG_ENV_SIZE 0x1000
  137. /* Monitor Command Prompt */
  138. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  139. #define CONFIG_SYS_PROMPT "VExpress64# "
  140. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  141. sizeof(CONFIG_SYS_PROMPT) + 16)
  142. #define CONFIG_SYS_HUSH_PARSER
  143. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  144. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  145. #define CONFIG_SYS_LONGHELP
  146. #define CONFIG_CMDLINE_EDITING 1
  147. #define CONFIG_SYS_MAXARGS 64 /* max command args */
  148. #endif /* __VEXPRESS_AEMV8A_H */