123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright (C) 2017 Synopsys, Inc. All rights reserved.
- */
- / {
- axs10x_mb@e0000000 {
- compatible = "simple-bus";
- #address-cells = <1>;
- #size-cells = <1>;
- ranges = <0x00000000 0xe0000000 0x10000000>;
- u-boot,dm-pre-reloc;
- clocks {
- compatible = "simple-bus";
- u-boot,dm-pre-reloc;
- apbclk: apbclk {
- compatible = "fixed-clock";
- clock-frequency = <50000000>;
- #clock-cells = <0>;
- };
- uartclk: uartclk {
- compatible = "fixed-clock";
- clock-frequency = <33333333>;
- #clock-cells = <0>;
- u-boot,dm-pre-reloc;
- };
- };
- ethernet@18000 {
- compatible = "altr,socfpga-stmmac";
- reg = < 0x18000 0x2000 >;
- phy-mode = "gmii";
- snps,pbl = < 32 >;
- clocks = <&apbclk>;
- clock-names = "stmmaceth";
- max-speed = <100>;
- };
- ehci@0x40000 {
- compatible = "generic-ehci";
- reg = < 0x40000 0x100 >;
- };
- ohci@0x60000 {
- compatible = "generic-ohci";
- reg = < 0x60000 0x100 >;
- };
- uart0: serial0@22000 {
- compatible = "snps,dw-apb-uart";
- reg = <0x22000 0x100>;
- clocks = <&uartclk>;
- reg-shift = <2>;
- reg-io-width = <4>;
- };
- };
- };
|