xhci-rcar.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2017 Marek Vasut <marek.vasut@gmail.com>
  4. *
  5. * Renesas RCar USB HOST xHCI Controller
  6. */
  7. #include <common.h>
  8. #include <clk.h>
  9. #include <dm.h>
  10. #include <fdtdec.h>
  11. #include <log.h>
  12. #include <malloc.h>
  13. #include <usb.h>
  14. #include <wait_bit.h>
  15. #include <dm/device_compat.h>
  16. #include <linux/bitops.h>
  17. #include <usb/xhci.h>
  18. #include "xhci-rcar-r8a779x_usb3_v3.h"
  19. /* Register Offset */
  20. #define RCAR_USB3_DL_CTRL 0x250 /* FW Download Control & Status */
  21. #define RCAR_USB3_FW_DATA0 0x258 /* FW Data0 */
  22. /* Register Settings */
  23. /* FW Download Control & Status */
  24. #define RCAR_USB3_DL_CTRL_ENABLE BIT(0)
  25. #define RCAR_USB3_DL_CTRL_FW_SUCCESS BIT(4)
  26. #define RCAR_USB3_DL_CTRL_FW_SET_DATA0 BIT(8)
  27. struct rcar_xhci_platdata {
  28. fdt_addr_t hcd_base;
  29. struct clk clk;
  30. };
  31. /**
  32. * Contains pointers to register base addresses
  33. * for the usb controller.
  34. */
  35. struct rcar_xhci {
  36. struct xhci_ctrl ctrl; /* Needs to come first in this struct! */
  37. struct usb_platdata usb_plat;
  38. struct xhci_hccr *hcd;
  39. };
  40. static int xhci_rcar_download_fw(struct rcar_xhci *ctx, const u32 *fw_data,
  41. const size_t fw_array_size)
  42. {
  43. void __iomem *regs = (void __iomem *)ctx->hcd;
  44. int i, ret;
  45. /* Download R-Car USB3.0 firmware */
  46. setbits_le32(regs + RCAR_USB3_DL_CTRL, RCAR_USB3_DL_CTRL_ENABLE);
  47. for (i = 0; i < fw_array_size; i++) {
  48. writel(fw_data[i], regs + RCAR_USB3_FW_DATA0);
  49. setbits_le32(regs + RCAR_USB3_DL_CTRL,
  50. RCAR_USB3_DL_CTRL_FW_SET_DATA0);
  51. ret = wait_for_bit_le32(regs + RCAR_USB3_DL_CTRL,
  52. RCAR_USB3_DL_CTRL_FW_SET_DATA0, false,
  53. 10, false);
  54. if (ret)
  55. break;
  56. }
  57. clrbits_le32(regs + RCAR_USB3_DL_CTRL, RCAR_USB3_DL_CTRL_ENABLE);
  58. ret = wait_for_bit_le32(regs + RCAR_USB3_DL_CTRL,
  59. RCAR_USB3_DL_CTRL_FW_SUCCESS, true,
  60. 10, false);
  61. return ret;
  62. }
  63. static int xhci_rcar_probe(struct udevice *dev)
  64. {
  65. struct rcar_xhci_platdata *plat = dev_get_platdata(dev);
  66. struct rcar_xhci *ctx = dev_get_priv(dev);
  67. struct xhci_hcor *hcor;
  68. int len, ret;
  69. ret = clk_get_by_index(dev, 0, &plat->clk);
  70. if (ret < 0) {
  71. dev_err(dev, "Failed to get USB3 clock\n");
  72. return ret;
  73. }
  74. ret = clk_enable(&plat->clk);
  75. if (ret) {
  76. dev_err(dev, "Failed to enable USB3 clock\n");
  77. goto err_clk;
  78. }
  79. ctx->hcd = (struct xhci_hccr *)plat->hcd_base;
  80. len = HC_LENGTH(xhci_readl(&ctx->hcd->cr_capbase));
  81. hcor = (struct xhci_hcor *)((uintptr_t)ctx->hcd + len);
  82. ret = xhci_rcar_download_fw(ctx, firmware_r8a779x_usb3_v3,
  83. ARRAY_SIZE(firmware_r8a779x_usb3_v3));
  84. if (ret) {
  85. dev_err(dev, "Failed to download firmware\n");
  86. goto err_fw;
  87. }
  88. ret = xhci_register(dev, ctx->hcd, hcor);
  89. if (ret) {
  90. dev_err(dev, "Failed to register xHCI\n");
  91. goto err_fw;
  92. }
  93. return 0;
  94. err_fw:
  95. clk_disable(&plat->clk);
  96. err_clk:
  97. clk_free(&plat->clk);
  98. return ret;
  99. }
  100. static int xhci_rcar_deregister(struct udevice *dev)
  101. {
  102. int ret;
  103. struct rcar_xhci_platdata *plat = dev_get_platdata(dev);
  104. ret = xhci_deregister(dev);
  105. clk_disable(&plat->clk);
  106. clk_free(&plat->clk);
  107. return ret;
  108. }
  109. static int xhci_rcar_ofdata_to_platdata(struct udevice *dev)
  110. {
  111. struct rcar_xhci_platdata *plat = dev_get_platdata(dev);
  112. plat->hcd_base = dev_read_addr(dev);
  113. if (plat->hcd_base == FDT_ADDR_T_NONE) {
  114. debug("Can't get the XHCI register base address\n");
  115. return -ENXIO;
  116. }
  117. return 0;
  118. }
  119. static const struct udevice_id xhci_rcar_ids[] = {
  120. { .compatible = "renesas,rcar-gen3-xhci" },
  121. { .compatible = "renesas,xhci-r8a7795" },
  122. { .compatible = "renesas,xhci-r8a7796" },
  123. { .compatible = "renesas,xhci-r8a77965" },
  124. { }
  125. };
  126. U_BOOT_DRIVER(usb_xhci) = {
  127. .name = "xhci_rcar",
  128. .id = UCLASS_USB,
  129. .probe = xhci_rcar_probe,
  130. .remove = xhci_rcar_deregister,
  131. .ops = &xhci_usb_ops,
  132. .of_match = xhci_rcar_ids,
  133. .ofdata_to_platdata = xhci_rcar_ofdata_to_platdata,
  134. .platdata_auto_alloc_size = sizeof(struct rcar_xhci_platdata),
  135. .priv_auto_alloc_size = sizeof(struct rcar_xhci),
  136. .flags = DM_FLAG_ALLOC_PRIV_DMA,
  137. };